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1.0 INTRODUCTION 
This Final Design Report satisfies the last remaining requirement 
specified in Section 2.5, "Task V - Testing, Verification, Analyses and 
Delivery" in the MCDD Statement of Work . 
This report is not a stand-alone document. It is intended to be an update 
to the "MCDD Detailed Design Report". 
There are 6 sections to this report: 
1.0 Introduction 
2.0 Changes since DDR 
3.0 Lessons Learned 
4.0 Recommendations/Enhancements 
5.0 Sample BER plots 
S.O List of Acronyms 
Section 2 discusses changes to the POC since the Detailed Design 
Review. A number of small adjustments to the design were made. 
Section 3 discusses issues and discoveries which will help future 
designers do a better job. 
Section 4 includes recommendations for future designs. These 
recommendations are ideas which originated too late to be incorporated 
into the current POCo 
Section 5 includes two samples of BER plots produced by the POC and STE 
during the MCDD Final Design Review. 
Section 6 is a list of commonly used Acronyms. 
The development of the MCDD Proof of Concept (POC) model and the Special 
Test Equipment (STE) had the following objectives: 
1. Demonstrate its capability to demultiplex and demodulate FDMA 
uplinks. 
2. Show expandability to thousands of channels. 
3. Carry out performance tests. . 
4. Establish a database for the next phase of MCDD. 
5. Initiate. development of components critical to a future flight 
implementation. 
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1.1 QVERVIEW 
The following is a brief overview of the MCDD Demultiplexer, Demodulator 
and STE. For more information, see the MCDD DDR and the MCDD Closeout 
documents. Those documents contain textual and graphical descriptions 
which go beyond those included here. 
1.1.1 Demux 
The MCDD Proof of Concept (POC) Demultiplexer is a subset of the full size MCDD 
Demultiplexer (see Figure "POC Subset of MCDD"). It performs wide band (course) 
channelization of an analog input signal and, optionally, narrowband (fine) 
channelization on each of the wide band channels. 
The first channelizer (Wideband Channelizer or WBC) applies a set of sixteen complex 
bandpass filters to the digital sequence out of the ADC. These sixteen equally spaced 
FIR filters are identical to one another except in center frequency. 
Since the second level of channelizers (Narrowband Channelizers or NBCs) and the 
MCDD demodulators require baseband inputs, the WBC also performs the required 
operations to shift each filter output down to dc. 
Each NBC is dedicated to a particular wideband channel out of the WBC. A NBC may 
be configured to either pass the data from the WBC, unaltered, to an MCDD 
Demodulator or to narrowband channelize the data before sending it. In the latter 
case, a set of thirtytwo complex, equally spaced bandpass FIR filters is applied to the 
NBC input data. As in the WBC, each NBC output is shifted to baseband. 
The WBC and NBC requirements are very similar and both are efficiently implemented 
using time domain DFT techniques. Some notable differences are that the WBC input 
"is real while the NBC input is complex and that the input sampling rate to a NBC is 
significantly less than that of the WBC. 
1.1.2 Demod 
The MCDD demodulator consists of five major functional blocks. These are: 
1. A resampling filter to generate exactly two complex signal samples per symbol. 
2. A derotate complex multiply to remove residual carrier from these samples. 
3. Symbol decision to determine the received two-bit symbol (differentially encoded 
OQPSK). 
4. A carrier tracking loop to estimate the carrier phase offset to be derotated. 
5. A symbol sync loop to determine any timing offset to be removed by the resampling 
filter. 
Each demodulator can be configured as a single 2.048Mbps wideband 
channel or as 32 independent 64Kbps narrowband channels. 
When in NB mode the demodulator hardware is time multiplexed between 
the 32 channels, eliminating the need for duplicate hardware running at a 
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slow rate. Data is input to each of the demodulators from the 
demultiplexer at a rate of 1.44Msps. This data will be consecutive time 
samples for a single WB channel, or time interleaved samples from 32 
narrowband channels. The output of the POC will be either a 2.048 Mbps 
demodulated data stream from the WB channel under test or anyone of the 
thirtytwo 64Kbps NB channels . 
1.1.3 ~ 
The STE is composed entirely of commercial test equipment. It is based 
on the HP8770A Arbitrary Waveform Generator. The AWG is downloaded 
with the desired digitized waveforms which are run through a DAC to 
generate an analog output signal. 
The STE includes a white noise source and signal combiner (included in the 
noise generator) to give the necessary noise added to our generated signal. 
A coupler also is provided to allow an optional external input to be 
combined with the composite FDM signal. This combined waveform will 
then be low-pass filtered to eliminate any aliasing effects induced by the 
AWG. The signal is then input to the POC for channelization and 
demodulation. The demodulated output is input to a bit-error-rate test 
set for analysis. All test equipment contained in the STE is controlled via 
the I EEE-488. 
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2.0 Changes 
2.1 Oemux 
The demux had three minor changes since DDR. First, the Kaiser-Bessel 
windows in the WB and NB channelizers. were replaced with equiripple 
designs. This change merely consisted of burning new coefficient PROMs 
for each of the channelizers. 
The second and third changes to the Demux were changes in gain. 
Originally, each channelizer had a gain of 1. The gain in the WB 
channelizer was changed to 2 while that of the NB channelizer was 
changed to 8. These changes were required to preserve sufficient loading 
at the output of the Demux (input to the Demod). Incorporating these 
changes only involved moving DIP Switch settings to the LSI Logic FFT 
chips. 
2.2 Oemod 
The de mod also had three changes since DDR. First, the resample filter 
control sequencing was modified to save the NCO value used to determine 
overflow. Second, the polarity of the timing estimate (symbol sync loop) 
was reversed. And finally, the loop fi lter accumulators were limited to 
prevent overflow wrap-around. 
2.3 STE 
The Special Test Equipment had a number of minor changes and additions. 
These are listed below: 
1. Eb/No calibration was automated with LabVIEW software. 
2. A digital interface card was added to the Macintosh to speed waveform 
loading to the HP8770 AWG. 
3. An amplifier was inserted in front of the ADC. 
4. Acceptance test parameters were made dynamically definable using 
LabVIEW software or a text editor. 
5. The POC clock source is no loriger phase locked to the waveform 
generator synthesizer. 
IX 
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3.0 lessons learned 
. 3.1 Degradation to Narrowband Channel 0 in the POC 
Truncation of a binary number (two's complement representation is 
assumed) will either (1) cause the original number to migrate in the 
direction of negative infinity (Le. closer to zero for positive numbers and 
away from zero for negative numbers) or (2) leave the original number 
unchanged. Case number two occurs when the truncated bits all happened 
to be zero. 
The discussion above implies that if the samples of a digitized waveform 
are truncated, a negative dc offset (with respect to the original signal) 
will necessarily result. The magnitude of the offset depends on the 
number of bits truncated as follows: 
DC Offset = - 0.5 [LSBT LSBo] 
where, 
LS Bo = The magnitude value a 1 would contribute in the least 
significant bit position in the original (non - truncated) number. 
LSBT = The magnitude value a 1 would contribute in the least 
significant bit position in the new (truncated) number. 
Data at the output of the WBC is truncated down from 20 to 8 bits. For the 
WBC output, LSBo = 2-19 and LSBT = 2-7. This results in a DC offset value 
of approximately -2-8. The effect on WB channels is empirically seen to 
be negligible. 
SimilarlY, data at the output of the NBC is truncated down from 20 to 8 
bits. Again, the effect on NB channels is empirically seen to be negligible. 
However, note that the dc 'offset in each particular WB channel falls in the 
frequency band belonging to NB channel 0 for that particular WB channel 
(see figure, "MCDD POC Frequency Plan") . Thus, NB channel 0 will not only 
have an offset due to truncation at the NBC output, but will also carry the 
effect due to truncation at the WBC output. Furthermore, the NBC applies 
a gain of 8 as it processes its data. This gain applies equally to any dc 
offset present in the input. 
The end result of truncation at the WBC and NBC outputs is a degradation 
in performance for NB channel 0 in each WB channel. 
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The simplest solution to avoid' the phenomenon discussed above is to apply 
rounding instead of truncation at each channelizer's output. The simplest 
rounding technique will still add a smal l" dc offset, however the magnitude 
of this offset will be much less than that of truncation (assuming a 
significant number of bits are truncated) . The magnitude of the offset 
induced by simple rounding is as follows: 
DC Offset = + 0.5 LSBo 
where, 
LSBO = The magnitude value a 1 would contribute in the least 
significant bit position in the original (non - truncated) number. 
Simple truncation is performed simply by adding + 0.5 LSBT to the original 
number and then truncating. 
The analysis and conclusions provided above should be treated as 
unverified hypotheses on any future MCDD activity. Schedule and budget 
did not allow tho rough determination of the cause and effect of the 
degraded performance in NB channel o. 
For additional "lessons learned", see the MCDD Final review package. 
Xl 
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4.0 Recommendations/Enhancements 
4.1 Demux 
Removing the NB Channelizer output buffer can save 16K bytes of DPRAM. The 
result is a channelizer output which bursts 512 samples of a particular WB channel 
before switching to the next one. The MCDD closeout documentation has a complete 
discussion of this reduction. 
Additionally, an enhanced corner-turning approach was discovered which halves the 
required memory depth of corner turning buffers. As a result, the NBC input buffer can 
be reduced from 24K bytes of DPRAM to 16K bytes with very little extra control logic. 
4.2 Demod 
The inability of the demod to lock up on carrier frequency offsets > 1.5 
times the loop bandwidth can be overcome by using a swept acquisition 
scheme in the carrier tracking loop. This would be accomplished by 
muxing in a constant into the CT NCO periodically if the loop was not 
locked. This would sweep the CT NCO through its possible range of values. 
The sweep mechanism would be disabled when the loop achieved lock. 
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5.0 Sample SER Plots 
Two samples of BER plots (one Wide band and one Narrowband) which were 
generated with the MCDD POC and STE are included in this section. These 
curves were run at NASA Lewis Research Center during the MCDD Final 
Design Review and demo. 
The case (Wideband or Narrowband) is indicated on the plot in the "channel 
configuration" window. Note that the plot for the WB channel is 
consistently about .3dB from theoretical. The NB plot starts out at about 
.4dS and ends at about .75dB from theoretical. While. 75dB is a 
reasonable implementation loss, we would have expected closer tracking 
over the range of Eb/No shown. However, we did not have time to explore 
and isolate the cause of this flare out. 
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6.0 ACRONYMS 
AID 
ADC 
ASIC 
AWG 
BER 
BERT 
BPF 
B'N 
CT 
IXA 
FTP 
. GPIB 
LSB 
MAC 
fv1COO 
MSB 
NOC 
NB 
f\ro 
PDR 
RX 
PRN 
RF 
SS 
STE 
woc, 
WB 
WPA 
Same as ADC. 
Analog to Digital Converter. 
Application Specific Integrated Circuit. 
Arbitrary Waveform Generator. 
Bit Error Rate. 
Bit Error Rate Tester. 
Bandpass filter. 
Bandwidth. 
Carrier Tracking 
Detailed Design Review. 
File Transfer Protocol. 
General Purpose Interface Bus . 
Least Significant Bit. 
Multiplier Accumulator. 
Multichannel Demultiplexer Demodulator. 
Most Significant Bit. 
Narrowband Channelizer. 
Narrowband. 
Numerically Controlled Oscillator. 
Preliminary Design Review. 
Proof of Concept. 
Pseudo Random Noise 
Radio Frequency. 
Symbol Synchronization 
Special Test Equipment. 
Wide band Channelizer. 
Wideband. 
Window/Presum ASIC . 
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1.0 INTRODUCTION 
1.1 Overview 
This Detailed Design Report satisfies the requirements specified in Section 2.3 of the 
MCDD Statement of Work with the following exceptions: 
a) RAM for the Demultiplexer Channelizers has not yet been selected. 
b) Pinout for the WPA ASIC is not yet know. 
c) Due to a) and b) above, layout of the Demultiplexer has not been completed. 
The completed Demux Detailed Design will be presented and submitted as an 
addendum to this document at the ASIC Critical Design Review. 
The MCDD project is partitioned into two major subtasks, a System Engineering task 
and a Hardware Development task. 
The aim of the System Engineering effort is to: 
• Validate the MCDD proposal assumptions 
• Define performance parameters 
• Define system requirements and constraints 
The development of the MCDD Proof of Concept (POC) model and the Special Test 
Equipment (STE) has as its objectives: 
• Demonstrate its capability to demultiplex and demodulate FDMA uplinks 
• Show expandability to thousands of channels 
• Carry out performance tests 
• Establish a database for the next phase of MCDD 
• Initiate development of components critical to a future flight implementation 
Section 2 of this report summarizes the results of MCDD's System Engineering phase 
including Concept Development and POC Performance Specification. ·Section 3 
provides an overview of both the POC and STE. Sections 4, 5 and 6 cover the 
1 
--- -- ~-- ---- - - ----""." """--,- .. -~- - ---
Demultiplexer, Demodulator and STE respectively. Section 7 covers the Test Plan 
and Procedures and Section 8 covers the MCDD Work Plan. 
1.2 Requirements Flowdown Approach 
Requirements as specified in the MCDD Statement of Work (SOW) have been 
mapped to MCDD derived requirements. 
Concept and Performance MCDD requirements are derived solely from the SOW and 
the remaining MCDD requirements were derived both from the SOW and System 
Engineering results. 
Table 1.2-1 lists the mapping of MCDD SOW vs. MCDD derived requirements. 
All MCDD derived requirements are flowed down to one or more of the following : 
• Concept Development/Performance Specification (Section 2) 
• POC/STE Design and Performance (Section 3) 
• MCDD Demultiplexer (Section 4) 
• MCDD Demodulator (Section 5) 
• MCDD STE (Section 6) 
Each MCDD derived requirement is in tum addressed in each of the above sections in 
a Requirement vs. Capabilities table. 
2 
, I 
• I 
_____ . _______ ..J 
... 
-f 
m 
0" 
SOW REQUIREMENT MeDD DERIVED REQUIREMENT sow BealD DDR ~ Sect 
Concept General Requirements 
<0 
....... 
, 
I\) 
• 
....... 
3.1.1 (a) Simultaneously demultiplex and demodulate 1 Simultaneously demultiplex and demodulate System Eng. 
an FDM composite input signal an FDM composite input signal 
en 
0 
::E 
< fn 
. 
:: 
3.1.1 (a) Composite input signal shall consist of 2 Composite input signal shall consist of System Eng 
hundreds to thousands of narrow band (NB) hundreds to thousands of narrowband (NB) 
channels and tens of wideband (WB) channels and tens of wide band (WB) 
channels channels 
i 
3.1.1 (b) The NB input channels shall have a data 3 The NB input channels shall have a data System Eng 
throughput rate of 64 Kbps throughput rate of 64 Kbps 
() 
w 0 0 
3.1.1 (c) . I The WB channels shall have a data 4 The WB channels shall have a data System Eng i 
throughput rate of at least 24 times that of the throughput rate of at least 24 times that of the 
0 NB channels NB channels 
<0 
""" < 
<0 
a. 
3.1 .1 (d) Individual input channels shall have a 5 Individual input channels shall have a System Eng I 
maximum dynamic range of 8 dB maximum dynamic range of 8 dB 
:l] 
<0 
.c 
c 
""" 
3.1.1 (e) Concept shall take into consideration future 6 Concept shall take into consideration future System Eng I 
technology availability, and size, mass, and technology availability, and size, mass, and 
power tradeoffs for a flight model for year power tradeoffs for a flight model for year 
2000 2000 
<0
3 
<0 
:::s 
-
3.1.1 (f) Techniques of POC shall not preclude future 7 Techniques of POC shall not preclude future System Eng 
flight model flight model 
'" 
-
I 
o 
~
t
")
c 
c 
c 
(D 
-. 
(D 
c
:c 
(D 
""" (D
(D 
J
tn 
SOW
.sm
.  
. .
.  
.  
 
l
C
s  
g 
poe
-t 
nl 
CT 
(t) SOW REQUIREMENT MeDD DERIVED REQUIREMENT 
.... 
. 
I\) 
SOW BEruQ DDR 
~ Sect. 
I 
.... 
Performance Parameters 
(J) 
0 Supply optimized performance goals for : 
:E 
< 
3.1.2 (a) Modulation scheme 8 Modulation scheme System Eng 
(f) 3.1.2 (a) Implementation loss from theory of proposed 9 Implementation loss from theory of proposed System Eng 
:s: modulation scheme modulation scheme 
(") 
c 3.1.2 (b) Compos~e signal bandwidth efficiency 10 Composite signal bandwidth efficiency System Eng 
c 
c 
3.1.2 (c) The required EblNo to achieve a BEA of 11 The required Eb/No to achieve a BEA of System Eng 
5x10 -7for both NB and WB channels with no 5x10 -7for both NB and WB channels with no 
~ (t) 
""t adjacent channel interference (ACI) adjacent channel interference (ACI) 
< (t) 
a. 
3.1.2 (d) The BEA vs EblNo with and without ACI for 12 The BEA vs EblNo with and w~hout ACI for Systems Eng 
both NB and WB channels both NB and WB channels 
:tJ 
(t) 
.c 
c:: 
3.1.2 (e) The minimum carrier, and symbol clock 13 The minimum carrier, and symbol clock System Eng 
stabilities for both NB and WB channels stabimies for both NB and WB channels 
""t (t) 
3 
(t) 
3.1.2 (1) The mechanism for acquisition and 14 The mechanism for acquisition and System Eng 
synchronization of newly activated NB and synchronization of newly activated NB and 
WB users WB users 
:J 
-
(f) 
-
3.1.2 (g) The grouping (distribution) of active NB and 15 The grouping (distribution) of active NB and System Eng 
WB channels across the compos~e signal WB channels across the compos~e signal 
(") bandwidth bandwidth 
0 
:J 
-
-~-------- ----- -
a: 
-
.. 
L ._ 
I\J 
en 
o 
:
VI 
. 
~
'
C
C
C
<D 
., 
<D 
0
<D 
., 
<D 
<D 
VI 
'
o 
: 
f
f
C
.f2l  
f
il~ e
------ --------------------------------------------------------------~ 
-t 
Q) 
C" 
sow Rt:OUIHt:Mt:NT MCDD DERIVED REQUIREMENT 
-<D 
..a. 
~ 
SOW REQID DDR ~ ~ 
POC and STE Requirements 
I 
..a. 
en 
0 
:a: 
< 
3.2.1 (a) The POC model shall implement those 16 The MCDD POC model shall implement and Demux 
enablinQ technolo~es deemed essential demonstrate the Time Domain FFT concept 
and critical to the COD concept and and its ability to perform wideband and 
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2.0 CONCEPT DEVELOPMENT/PERFORMANCE ANALYSES REPORT 
2. 1 Introduction 
This report covers detai ls of the MCDD system engineering analysis carried out to 
confirm that the theoretical and practical performance estimates meet or exceed the 
original MCDD requirements as specified in TRW's technical proposal, 'Advanced 
Technology for a Satellite Multichannel Demultiplexer/Demodulator.' We have utilized 
our extensive BOSS (Block Oriented System Simulation Software Package) capability 
to perform functional simulations at the system level for MCDD concept refinement and 
hardware simulations at the logic level for POC design. This activity provided us with 
early design verification of the POC architecture as well as final selection of the MCDD 
POC operational parameters. 
The MCDD concept uses time domain FFT channelization processing in a 
wide band/narrowband cascade for demultiplexing and a multirate demodulator which 
can process one wideband data stream or thirty-two narrowband data streams. This 
approach best fits the needs of frequency demultiplexing and most efficiently matches 
the processing capabilities of both current and future signal processing hardware. 
TRW's POC (Proof of Concept) model fully demonstrates the signal processing 
functions of MCDD. The relationship of the POC model to the MCDD design is shown 
in Figure 2-1. The input bandwidth of the POC model is one-fourth that of the MCDD. 
Correspondingly, the AID converter operates at one-fourth the sampling rate, and the 
wide band channelizer outputs eight channels rather than thirty-two. Any three of these 
channelizer outputs (rather than twenty-six as in the MCDD) are subsequently 
demodulated. Each narrowband channelizer can demultiplex a single wide band 
channelizer output into its twenty-eight usable 64 Kbps channels prior to 
demodulation. Thus, the POC model has the capability to process either three 2.048 
Mbps channels or two 2.048 Mbps channels and twenty-eight 64 Kbps channels. 
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Our system engineering analysis of the pac model confirmed that the TRW MCDD 
concepts are not only achievable but also balance the joint goals of minimizing 
on-board complexity and cost of ground equipments while retaining the flexibility 
needed to meet a wide range of system requirements. An overview of important 
MCDD system engineering issues is presented in Sections 2.1 through 2.4. Section 
2.5 discusses some of the BOSS simulation analyses performed for design verification 
as well as for selecting operational parameters of the pac model. Summary of the 
selected parameters and capabilities of the MCDD pac model with respect to the 
overall MCDD concept requirements is shown in Section 2.6. Section 2.6 also 
considers the issue of system synchronization and the modulation trade study for 
future MCDD. 
II-
2.2 MeDD Requirements 
Specific requirements for the MCDD are listed below. 
• Host satellite bus shall be in geostationary orbit. 
• Ground terminals shall be stationary. 
• Frequency division multiplex (FDM) composite uplink input signal shall consist of 
hundreds to thousands of narrowband (NB) data channels and/or tens of 
wideband data (WB) channels. 
• Downlink signal shall be time division multiplexed (TOM). 
• Narrowband channel data rate shall be 64 Kbps. 
• Wide band channe l data rate shall be at least 24 times greater than the 
narrowband data rate (Le., 1536 Kbps minimum). 
• Dynamic range variation between individual channels shall be at most 8 dB. 
• Bit error rate (BER) shall be 5x1 0~7 or better per channel. 
• Designlbuild readiness for a flight model shall be reached by the year 2000. 
In addition, the MCDD is subject to the three following general requirements: 
• Ground terminal complexity and costs shall be minimized, particularly 
narrowband user terminals, consideri ng the large number of such terminals. 
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• Satellite communication system constraints shall be minimized. 
• System performance shall be maximized with regard to measures such as 
demodulation implementation loss from theory, FDM composite signal bandwidth 
efficiency, SER vs Eb/No with and without adjacent channel interference, carrier 
and symbol clock stabilities, and complexity of new user initialization schemes. 
2.3 MCDD Configuration within a VSAT Communication Systems 
The TRW MCDD configuration is summarized in Table 2-1. The flexible and 
bandwidth-efficient FDM composite signal structure, differentially encodedl coherent 
demodulated QPSK data modulation type, and synchronous system operation were 
chosen based on our space communication system engineering experience and trade 
studies, e.g., TDRSS, MILSTAR, etc. 
The flexibility and performance of our MCDD concept result from extensive work in 
advanced digital signal processing for spacecraft payloads. Virtually no constraints 
are imposed by our FDM composite signal structure, which is feasibly implementable 
on board due to our efficient wideband/narrowband channelization cascade. 
Our coherent QPSK demodulator, implementable on-board in advanced VLSI, offers 
robust operation with imperfect user synchronization. 
Synchronous network operation greatly simplifies data routing and TDM modulation 
operation with the possible elimination of requirements for elastic buffers and bit 
stuffing. The MCDD hardware itself is economized by enabling time division 
multiplexing of hardware and data lines and the elimination of separate clock 
interfaces for every demodulated channel. 
Ground terminal complexity is also reduced with synchronous network operation by 
the elimination of costly frequency sources with very tight absolute accuracy at each 
ground terminal. 
i 
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SELECTED 
ITEM CONFIGURATION FEATURE 
• FDM COMPOSITE • NB CHANNELS • BW·EFFlCIENT STANDARD 
SIGNAl · 64 KBPS RATES & SPACINGS 
-
- 45 KHZ SPACING 
• EXTREME FLEXIBILIlY OF 
• we CHANNELS CHANEL ASSIGNMENTS 
-2.048 KBPS - NB CHANNELS ANYWHERE 
- 1.44 MHZ SPACING ON 45 KHZ CENTERS 
-we CHANNELS ANYWHERE 
• INPUT BW PER MCDD ON 1.44 MHZ CENTERS 
- 37.4 MHZ (1995) 
- 149.6 MHZ (2005) 
• MODULATION • DIFF ENCODED ·2.0 dB EbINo GAIN RELATNE 
COHERENTLY TO DIFF COHERENT OPSK 
DEMODULATED OPSK 
• DIFFERENTIAl ENCODING TO 
RESOLVE CARRIER PHASE 
··AMBIGUIlY 
• ASYNCHRONOUS! • SYNCHRONIZED VSATS • ELIMINATES ELASTIC BUFFERS 
SYNCHRONOUS & BIT STUFFING FOR TOMA 
SYSTEM DOWNLINK 
• REDUCES MCDD HARDWARE 
• TOM DOWNLINK DISTRIBUTES 
FREO & TIME REFERENCES TO 
VSATS 
• ELIMINATES COSTLY REFS FOR 
EACHVSAT 
Table 2-1 MCDD Selected Configuration 
The TRW MCDD configuration withIn an overall VSAT communication system is 
shown in Figure 2-2. The FDM composite uplink structure, differentially 
encoded/coherent QPSK modulation and network synchronization schemes are 
described. In addition, the operational system will employ forward error correction. 
(Not shown here.) 
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Figure 2-2 MCDD Configuration within a VSAT Communication System 
2.4 MCDD Concepts and Architecture 
The TRW MCDD, as shown in Figure 2-3, operates on a 37.4 MHz composite input 
signal. Individual channel data rates are either 64 Kbps or 2.048 Mbps. The 
demultiplexer divides the input signal into segments containing either a single 2.048 
Mbps channel or thirty-two 64 Kbps channels. In the latter case, the narrowband 
channelizer further divides a wide band channel into its 64 Kbps components. 
Identical multirate demodulators are used to recover either the single 2.048 Mbps 
data stream or twenty eight 64 Kbps data streams (data from the four outer guard 
channels are discarded). 
16 
! ) 
OW""7 ..... HZ "I 
fc-69.12MHZ 
-STANDARD 
TRANSPONDER 
~NELBW 
BYPASS 
~ 
WIDEBAND 
.. 
NARROWBAND 1,,-
CHANNElIZER CHANNEUZER 
(32 CHANNEL) r- c:rz CHANNEl) 
Am I 
t 92.16 Msps 
- ANTlAllASING -EFFICIENT • FlEXIBLE ASSIGNMENT 
FILTER TIME-DOMAIN OF CHANNELS TO 
- MGCGAIN FFT APPROACH PROCESSORS 
CONTROl. - EFFICIENT WIDE! 
-REALAID NARROW CASCADE 
BANDPASS 
SAMPlING 
Figure 2-3 MeDD Block Diagram 
MUlT1RATE .. 
DEMODULATOR -
• EACH DEMOD CAN 
PROCESS1WB 
CHANNEL OR 28 NB 
CHANNELS 
- COHERENT OPSK 
With this approach the FFT processing capacity is matched well to the bandwidth and 
number of channels to be demultiplexed. By using a multirate demodulator, fewer 
demodulators are required while achieving greater flexibility. Each demodulator can 
process a wideband channel or twenty eight narrowband channels. We can 
demodulate all wideband channels, a mixture of wide band and narrowband channels, 
or all narrowband channels. A satellite implementation requires half the numbers of 
multirate demodulators than would be required if separate wide band and narrowband 
demodulators were used. 
The MCDD concept proposed by TRW uses time domain FFT channelizing in a 
wideband/narrowband cascade. This algorithm processes the data in the time domain 
by performing window/presum followed by a single FFT to perform heterodyning of the 
Signal. The FFT channelizer algorithm is important for its efficient use of FFT hardware 
to realize a parallel bank of filters. The alternative approach is based on a large FFT 
fast convolution which converts the input signal to the frequency domain through an 
FFT algorithm, performs window filtering on the frequency samples and follows this 
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with an inverse FFT to reconvert to the time domain. For the requirements of the 
MCDD concept and the POC implementation, however, the FFT channelizer 
represents the best choice for a realizable system. See section 2.4.2 for details. 
Two types of demodulator processing are performed. Narrowband channels are 
processed by a narrowband channelizer followed by the demodulator, while wideband 
channels are directly routed to the demodulator, bypassing the narrowband 
channelizer. The narrowband channelizer is conceptually a scaled-down version of 
the wideband channelizer. The lower data rate of this channelizer makes it possible to 
time-share the same hardware to implement sixteen narrowband channelizers. After 
the demultiplexer separates the FDM signal, it is processed by the multirate 
demodulator programmed for wide band or narrowband operation. A feature of the 
demodulation is that the same hardware performs both narrowband and wide band 
functions, with a programmable control word determining the operating mode. 
The demodulator consists of five functional blocks. The resampling filter takes data 
that is input with a sampling rate of 1.406 times the symbol rate and increases this to 
two complex samples per symbol to make the demodulator processing straightforward. 
With feedback from the symbol sync circuit, these two samples per symbol are timed 
so that they occur at mid-symbol and at the symbol transition. Following the 
resampling filter, the derotate circuit corrects for any residual uplink channel frequency 
and phase error. 
Derotation is performed with a quadrature multiply of the oversampled data by a phase 
error estimate value. The phase error estimate is obtained by averaging the residual 
phase in a second order type II loop after a symbol decision in the carrier tracking 
circuit. The derotated signal is passed through a symbol decision circuit that outputs 
two binary bits. In this manner, a single wideband or twenty eight interleaved 
narrowband channels are demodulated to recover the binary data. Details now follow. 
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2.4.1 MeDD Frequency Plan 
The TRW MCDD concept embodies a multistage approach to accommodate different 
channel bandwidths. (See Figure 2-4.) Each MCDD operates on a digitized 37.4 MHz 
bandwidth segment. The initial stage provides channelization into thirty two wide band 
1.44 MHz channels corresponding to the wide band data rate, which has been set at 
2.048 Mbps. The signal at this point is either demodulated directly or fed to a second 
channelizer which subdivides the signal into thirty two 45 KHz channels 
corresponding to the 64 Kbps narrowband channel rate. In the latter case, the output 
of the second channelizer is fed to a demodulator which is identical to that used for the 
wideband channel. This single demodulator recovers all of the 64 Kbps data streams. 
Thus, only a single demodulator needs to be provided for each 1.44 MHz subsegment 
of the input spectrum, regardless whether the subsegment contains a single 2.048 
Mbps channel or thirty two 64 kbps channels. 
The narrowband channel spacing is chosen to be 45 KHz to satisfy the evolutionary 
system concept and maximum FDM composite signal bandwidth efficiency 
requirements. Smaller channel spacings place undue frequency and doppler 
compensation requirements on the user ground terminals. Larger channel spacings 
are not only inefficient, but make the typical frequency generation components in the 
ground terminals unusable. The wideband channel data rate is constrained to be at 
least 24 times the narrowband channel rate of 64 Kbps for a minimum rate of 
1.536Mbps. Satisfying this requirement, the chosen WB channel data rate is 2.048 
Mbps. The wideband channel spacing is chosen to be 1.44 MHz to maximize the 
composite FDM signal bandwidth efficiency. The same ratio of maximum bit rate to 
channel spacing is maintained for the wideband channels as for the narrowband 
channels (2.048 Mbps/1.44 MHz = 64 Kbps/45 KHz). The rate and channel spacing 
enables a very efficient algorithm to be used within the MCDD for demultiplexing. 
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2.4.2 The Channelizer Design 
Suppose we require a bank of N complex bandpass filters with equally spaced center 
frequencies from [DC to fs ), the impulse response of the kth filter, hk(n), can be written 
in terms of a complex modulated lowpass filter wen) 
_(21t)kn 
hk (n) = w(n)e -J N ; k=O, .. N-1 (2.4.1 ) 
The Fourier transform shows that the frequency response of the kth filter is a frequency 
shifted version of lowpass filter's frequency response. 
; k=O, ... ,N-1 (2.4.2) 
Thus, the kth output Yk(n) is given by the convolution 
Yk (n) = x(n) * hk (n) ; k=O, ... ,N-1 
or 
00 -j(~) 
Yk(n) = L x(n-m)w(m)e N 
m= -oo ;k=O, ... ,N-1 (2.4.3) 
By making substitution : m=Nr+q with q=O, ... ,N-1 and -co~r~oo, we can express equation 
(2.4.3) as a double sum 
N-l[ 00 }_?1tkq 
yk(n)= L LX(n-Nr-q)w(Nr+ q) N 
q=o r=oo 
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since 
;k=O, ... ,N 
or equivalently, 
;k=O, ... ,N-1 (2.4.4) 
where 
un(q) = L x(n - Nr - q)w(Nr + q) 
r_oo ;q=O, ... ,N-1 (2.4.5) 
Equation (2.4.5) is called the presum operation and becomes a finite sum for finite 
window length. Figure 2-5 shows a block diagram of the time domain FFT channelizer 
which represents the above derivation. 
Channelizer performance depends principally on the following factors: window type, 
presum ratio, and quantization effects, etc. During our system engineering analysis, 
we have utilized the BOSS simulation tools in choosing the type of window and 
presum ratio which provide the desired channel shape. We have chosen the Kaiser 
window for its flat passband response as well as the stopband attenuation satisfying 
the ACI rejection when the interfering signal power at both adjacent channels are 8 dB 
higher than that of the desired signal. 
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Figure 2-6 shows the percentage of mainlobe that can go through the narrowband 
channelizer (3 dB bandwidth of the filter divided by that of the mainlobe) using Kaiser 
window with different presum ratios. An example of the channel shape vs. presum 
ratio using Kaiser window is also shown in Figure 2-7. Furthermore, the number of bits 
for presum window coefficients should be chosen so that an acceptable quantization 
level can be obtained without sacrificing computational efficiency. Details of the 
BOSS simulation analysis are shown in Section 2.5. 
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2.4.3 Channel Modulation & Pulse Shaping 
Bandwidth constraint is an important consideration in communication satellite designs. 
The MCDD design is intended to accommodate data rates up to 2.048 Mbps and 64 
Kbps in the wideband and narrowband channels, respectively. The wideband 
channel has a channel center to center separation of 1.44 MHz. With the allocation of 
guard bands between channe ls, the usable communication bandwidth for each 
wide band channel is only 1.26 MHz. The center to center separation for the 
narrowband channels is 45 KHz. The usable communication bandwidth is 38 KHz for 
each narrowband channel. The allocations require a modulation scheme with a 
bandwidth efficiency exceeding 1.625 bits per sec per Hz. A bandwidth efficient 
modulation or combined modulation/coding technique is thus necessary for the MCDD 
application which will also be power efficient and will create minimal ACI and lSI 
deg radations. 
QPSK is frequently used in TDMA single channel per carrier digital satellite systems. It 
has a 2 bits per second per Hz theoretical bandwidth· efficiency (1.5 to 1.8 bits/sec/Hz 
practical), low Eb/No requirements for good BER performance and relatively simple 
implementation. In a multiple carrier FDMA application, however, QPSK is not 
desirable because the power spectrum of a QPSK signal exhibits side lobes that may 
interfere with adjacent channels. Transmit filtering for side lobe control at the high 
power amplifier (HPA) output is usually not practical because the channel bandwidth 
is usually very small compared to the RF frequency, and requires the bandpass filter to 
have an exceedingly high Q which is not achievable. Filtering at the IF would create 
envelope fluctuations which results in spectral spreading at the HPA output due to 
AM/AM and AM/PM effects of the HPA nonlinearity. 
Staggered QPSK (SQPSK) has relatively lower side lobes after undergoing nonlinear 
amplification. The main difference between conventional QPSK and SQPSK is in the 
alignment in the I and Q baseband symbols in the modulated signal. This difference in 
time alignment does not change the power spectral density of the modulated signal, 
and hence in linear.channels both QPSK and OQPSK spectra have the same shape. 
However, the two modulated signals respond differently when they undergo 
bandlimiting and then nonlinear amplification. Because of the coincident alignment of 
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the two baseband components in QPSK, an instantaneous phase transition of 180 
degrees can take place; hence the bandlimited QPSK signal exhibits 100 percent 
envelope fluctuation. In SQPSK, on the other hand, the two baseband signals cannot 
change their states simultaneously. This eliminates the possibility of instantaneous 
phase transitions of 180 degrees. Thus the bandlimited SQPSK signal has a much 
smaller envelope fluctuation than the QPSK signal. Consequently, the HPA nonlinear 
amplification will not regenerate the undesired high frequency components originally 
removed by the bandlimiting filter. 
SQPSK modulation was thus considered in the initial phase of the MCDD POC 
development. Figures 2-8(a) and 2-8(b) shows the spectra of a single SQPSK signal, 
and the same signal with two adjacent channel signals 8 dB stronger than the desired 
signal. Figures 2-9(a) and 2-9(b) compare the matched filter output spectra of the 
same channel with and without the presence of adjacent channel interference (ACI). 
Distortion due to ACI at the matched filter output is clearly present. The degradation 
on BER due to ACI is significant with either QPSK or SQPSK. (See Figure 2-10.) 
To mitigate the effects of intersymbol interference (lSI), and simultaneously, the effects 
of ACI due to bandlimiting in the channelizer, baseband pulse shaping is applied to 
·the SQPSK I and Q symbol pulses. In particular, the pulse shaping function is a raised 
cosine response equally split between the transmitter and the receiver matched filter, 
Le., square root raised cosine response for each. The roll-off factor a. is chosen to be 
0.3. 
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Figure 2-8(a) Power Spectrum of SQPSK without Adjacent Channel 
Interference 
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Figure 2-8(b) Power Spectrum of SQPSK with Two Adjacent Channel 
Signals 8 dB Higher in Power than the Desired Signal. 
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Figure 2-9(a) Power Spectrum of Matched Filter Output: 
without Adjacent Channel Interference 
o. 
-20 . 
-40 . 
-60 . 
-80 . 
-100 . 
-s . -3 . -1 . 1. 3. s . 
Figure 2-9(b}. Power Spectrum of Matched Filter Output: with Two 
Adjacent Channel Signals 8 dB Higher in Power than the Desired Signal. 
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Figure 2-10. SER Degradation due to ACI with and without Pulse 
Shapi ng 
Figures 2-11 (a) and 2-11 (b) show the spectra of a SapSK signal with pulse shaping. 
and the same with two pulse-shaped adjacent channel signals with 8 dB higher in 
power. respectively. Figures 2-12(a) and 2-12(b) show the spectra of the matched 
filter outputs of the desired channel without and with the presence of ACI. The effect of 
ACI is evidently reduced as compared to that of the SapSK without pulse shaping as 
illustrated in Figure 2-9(b). With pulse shaping. the Eb/No degradation of the MCDD is 
less than 0.25 dB at 5x10-7 BER. as illustrated in Figure 2-10. and the effect of ACI is 
completely mitigated by baseband pulse shaping. 
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Figure 2-11 (a) Power Spectrum of SQPSK with Baseband Pulse 
Shaping: Without Adjacent Channel Interference 
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Figure 2-11 (b) Power Spectrum of SQPSK with Baseband Pulse 
Shaping: With Two Adjacent Channel Signals 8 dB Higher than the 
Desired Signal. 
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Figure 2-12(a). Power Spectrum of Matched Filter Output with Baseband 
Pulse Shaping: without Adjacent Channel Interference 
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Figure 2-12(b). Power Spectrum of Matched Filter Output with Baseband 
Pulse Shaping: with Two Adjacent Channel Signals 8 dB Higher Power 
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This type of baseband pulse shaping, however, will result in a modulated signal which 
will no longer be constant-envelope. Figure 2-13 shows the time domain plot of the 
envelope of the modulated signal generated by computer simulation. Similar to 
bandlimiting filtered SQPSK, the transmitter HPA has to be backed off to its linear 
range in order not to spread the amplified output spectra. Side lobe level is a function 
of the amplifier backoff. For an approximately linear mode of operation of a SQPSK 
transmitter, a 5 dB output backoff would be required, which significantly reduces the 
transmitter efficiency. To improve the transmitter power efficiency, a constant envelope 
bandwidth efficient modulation scheme will be required for MCDD in the future . (See 
Section 2.6.1.2.) 
Our 45 KHz narrowband channel spacing matches that of one of the INTELSAT single-
channel-per-carrier services which utilize linearly amplified QPSK. The current choice 
of SQPSK modulation is also related to the fact that all constant envelope bandwidth 
efficient modulation type, e.g. , TFM, MSK, GMSK, are similar to pulse shaped SQPSK 
with differential encoding, so our demodulator can easily be used to demodulate with 
only a change to the resampling filter impulse response. 
100 . 110 . 120 . 130 . 140 . 150. 
Tiae 
Figure 2-13. Normalized Envelope of Transmit Signal: SQPSK with 
Raised Cosine Pulse Shaping 
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2.4.4. The Demodulator Design 
The multirate demodulator consists of five major functional blocks shown in Figure 
2-14. These blocks are: a resampling filter to generate exactly two complex signal 
samples per symbol from the channelizer output of 1.406 samples per symbol and 
also matched filter the transmitted signal, a derotate complex multiply to remove 
residual carrier phase error from these samples, a symbol decision to determine the 
received two-bit symbol , a carrier tracking loop to estimate the carrier offset to be 
de rotated, and a symbol sync loop to determine any timing offset to be removed by the 
resampling filter. A more detailed block diagram of the Demodulator is shown in 
Figure 2-15. 
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Figure 2-14. The Coherent Demodulator Block Diagram 
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Figure 2-15. Functional Diagram of the Demodulator 
2.4.4.1 Resampling Filter 
The main function of the resampling filter is to resample the data sequence provided 
by the channelizer at the appropriate sample epochs for the demodulator. The data 
rate from the channelizer is determined by the ratio of the channel spacing to the 
symbol rate. Since the channel spacing is 45 KHz and the symbol rate is 32 
Ksym/sec, the channelizer output rate is 1.406 samples per symbol (45 KHz/32 
Ksym/sec) . However, the demodulator operation requires 2 samples per symbol for 
proper timing recovery. Thus the resampler must provide 1.422 samples (2.11.406) to 
the demodulator for every sample provided by the channelizer on the average. 
The resampling filter in the MCDD demodulator utilizes the principle of sampling 
theorem, namely, that a real band-limited function is completely determined by its 
sample values taken at or faster than the Nyquist sampling rate. The reconstructed 
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signal is a summation of appropriately delayed (sin x)lx functions whose amplitude at 
the associated sampling instant is exactly the sample value and at every other 
sampling instant is exactly zero. Furthermore, at all intermediate points in time, the 
entire collection of terms combines to yield exactly the original continuous waveform 
everywhere. This is illustrated in Figure 2-16. 
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i / 
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Recnnstruction of a signal from its Nyquist samples by low-pass filtering. 
Figure 2-16 Resampling Filter Concept 
In order to do this, the resampler works in conjunction with the NCO of the timing 
recovery loop to interpolate the samples at the correct timing epochs. 
In order to reduce complexity, the interpolator range is restricted to span only one 
channelizer sample. Sometimes the tesampler will compute two output samples for 
demodulator from a single input sample from the channelizer, and sometimes it will 
compute only one. (In order for the resampler to compute either zero or three samples 
from a single input sample would require the symbol rate to be off by a degenerate 
amount.) 
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On the average, the resampling ratio will be 1.422 samples per sample. In the worst 
case, each of the resamplers for the thirty two channels computes two output samples 
from a single channelizer sample. Therefore, the system master clock must provide 
two execution slots for each demodulator to operate per channelizer cycle. During 
each execution of the demodulator for a specific channel, the NCO computes the 
required sample epoch for the next execution of the demodulator for that channel. The 
resampling filter then selects the closest of the given time slots stored in RAM 
containing the interpolation impulse response. If the epoch is past the one sample 
range of the interpolator, the NCO sets a flag to disable further executions of the 
demodulator for that channel until the next sample has been provided by the 
channelizer. 
2.4.4.2 Derotator 
Because of frequency offsets, doppler shifts, and phase noise, the complex signal at 
the output of the channelizer and the resampler is not be a true SQPSK baseband 
signal. That is, the signal at the derotator input is given by 
(2.4.6) 
where Hb(lc) is the true QPSK baseband signal, and 8(k) is extraneous phase 
modulation. Because of this extraneous phase modulation, the signal is best 
described as being a pseudo-baseband signal. The function of the carrier recovery 
loop is to track the extraneous phase modulation and provide a phase estimate to the 
derotator for each sample out of the resampler. The function of the derotator is to use 
the phase estimate to translate the pseudo-baseband signal to baseband. In order to 
do this, the derotator multiplies the each input sample by the unit-valued phasor which 
has a phase in the opposite direction of the phase estimate. 
Hd(lc) = Hr(lc)e-J8(k) 
= [{Hr(k)h + j{Hr(k)}q][cosO(k)- jSinO(k)] 
= [{Hr (Ic)h wc(lc) + (Hr(Ic)}q ws(Ic)] + j[ {Hr (1c)}qwc(lc) - {Hr (Ic)h Ws (Ic)] (2.4.7) 
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where 
We (Ie) = cos 6(1e) 
A 
Ws (Ie) = sin 9(1e) (2.4.8) 
The derotator output at time k is thus given by 
(2.4.9) 
where iJ is the phase estimate provided by the carrier tracking loop at time k, and 
6(1c)-6(1c) is the residual phase noise. Because of t~ermal noise and self-noise, the 
phase estimate is not exact and therefore 9(1e) - 9(1e) :# O. However, appropriate 
design of the carrier tracking loop produces a residual phase noise process with an 
acceptable RMS value. 
The implementation of the derotator in integer arithmetic is straight forward. The 
phase estimate is provided to the derotator in an 8-bit two's complement. The phase 
in radians which the integer word, z(k), represents is given by 
9(1e) = 2lrz(le) 
256 
Thus z(k)=-128 corresponds to 
9(1e) =-lr 
• 
and z(k)=127 corresponds to 
9(1e) = 127 lr 
128 . 
(2.4.10) 
The wc and ws values are each 8-bits. The values are stored in ROM tables, and z(k) 
is used an an address into these tables. The table values as a function of z(k) are 
given by 
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COe (Ie) = R n.J 127 cos 21tZ(1e)} L 256 
COs (Ie) = Rn.J 127 sin 21tZ(1e)} L 256 (2.4.11 ) 
where Rnd{·} denotes rounding to the nearest integer value. The complex samples 
out of the resampler are quantized to 8-bit per rail. Thus, each multiplication produces 
a 16-bit product. The two products for each rail are added or subtracted accordingly to 
produce 16-bit words on each rail. The carry bit may be discarded since overflow is 
not possible. The 16-bit words are each truncated to 5-bits by dropping the 11 LSB's 
to form the derotator output. 
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Figure 2-17. Carrier Tracking Considerations (Ideal Case) 
2.4.4.3. Carrier Tracking Loop 
Figure 2-17 roughly summarizes the three well known phase error detection methods 
that have been considered during the MCDD system engineering analysis, where I 
and Q stands for in-phase and quadra-phase components of the received signal and e 
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and 6 refers to the measured and the corresponding reference phase of the received 
carrier. We have chosen the first method for its simplicity of hardware implementation 
and no modulation noise in the absence of either lSI or timing error. Even though this 
type of estimator exhibit infinite variance at low SNR, the normal operating conditions 
provided for the MCDD demodulation should not allow any havoc. 
The carrier phase error estimate taken after the destagger module is low-pass filtered 
and used to cancel the carrier phase offset. For computing the loop parameters as 
shown in Figure 2-15, the following equations are used: 
(2.4.12) 
and 
Kj = (ronT)2 
AKvKtT (2.4.13) 
where A is the gain of carrier phase estimator module, and ~ is the remaining loop 
filter parameter. Kv is the NCO gain computed by 
(2.4.14) 
R is the symbol rate and L is the number of NCO bits, T is the symbol period (T =1/R), ~ 
is the damping factor (O.5<~<1) , wn is the loop resonance frequency given by 
(2.4.15) 
and BL is the loop bandwidth we desire. 
Narrower loop bandwidth decreases -RMS jitter due to thermal noise, however, this 
results in slow pull-in time and poorer phase noise performance due to oscillator 
instability. On the other hand, setting the loop bandwidth too large would allow too 
much RMS jitter due to thermal noise which results in substantial SER performance 
degradation. The loop bandwidth in MCDD poe model is selected to be one 
hundredth of the data rate which results in phase jitter due to thermal noise less than 
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six degrees and pull in time of less than 0.05 second. Given the desired loop 
bandwidth, one can determine the loop filter parameters using equations (2.4.12)-
(2.4.15). 
2.4.4.4. Bit Synchronization Loop 
The derotated complex samples are processed, I and Q separately, to determine 
timing error. If the two mid-symbol samples are of opposite signs, they will cancel and 
the transition sample will be near zero (OTIL). The resulting sum of the two mid-
symbol samples is therefore zero if the resampling filter is precisely locked to the 
symbols, and any timing error will be proportional to the non-zero sum. The difference 
in sign of the two mid-symbol samples indicates the direction of timing error. If the 
signs are equal, the above sum is ignored since no transition occurred. The measured 
timing errors for the I and Q samples are summed to give the resulting timing error 
estimate. 
The timing error estimate is low-pass filtered and used to control the direction of an 
up/down counter which generates the step size of the timing offset. The step size is a 
function of the fixed ratio of the resampling filter input and output sample rates and the 
variable timing drift. The timing offset is output to the resampling filter to select the next 
filter to be used. The number of resampling filter taps should chosen to provide good 
interpolation precision while minimizing the size of the hardware. The loop 
parameters can be obtained using the equations (2.4.12) to (2.4.15) as well. 
2.4.4.5. Symbol Decision 
The symbol decision block decides on the I & Q estimates by taking the most 
significant bit of the sample taken at the center of each symbol. 
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2.5. MCDD Performance Analysis Using BOSS 
The Block Oriented Systems Simulator (BOSS) run under VMS operating system on 
the DEC VAX station provides a complete iterative environment for simulation-based 
analysis and design of any system signal processing operation. Whereas BOSS can 
perform a time domain (waveform level) simulation of any system, the current model 
library contains functional blocks most suitable for communication systems simulation. 
BOSS provides an integrated and iterative environment for all phases of simulation 
based analysis and design of systems including the capabilities for (i) constructing 
simulation models of systems using a hierarchical block diagram approach, (ii) 
configuring and executing time domain simulations, (iii) viewing the simulation results 
using a variety of time domain and frequency domain plots, and other displays such as 
histograms and correlation plots, (iv) perform design iterations, and (v) documenting 
simulation models and the results of analysis and design. 
Performance of the total MCDD as well as each of the individual blocks have been 
analyzed using BOSS. Three major BOSS simulation system modules for the MCDD 
POC model analysis are shown in Figure 2-18. The simulations were run at three 
consecutive modes, i.e., (a) modulation & pulse shaping, (b) channelization, and (c) 
demodulation & BER estimation. Performance of the MCDD can be analyzed in the 
most efficient manner using this setup since the number of samples per symbol is 
different at the channelizer input and at the demodulator input. 
Simulation of the total MCDD has been performed in the following manner. First, run 
the simulation of Rgure 2-18(a) with QPSK sources and two samples per symbol. The 
QPSK source is staggered (SQPSK), then baseband pulse shaping is applied to the 
SQPSK I and Q symbol pulses before its samples are written to an external file. 
During the second phase of the simulation as shown in Figure 2-18(b), the channelizer 
reads the samples stored in three external files, i.e., at the center channel and two 
adjacent channels, i.e., the ACI (adjacent channel interference) effect can be added 
right here. Each ACI input needs to be read in from separate external files then 
amplified by proper factor, i.e., 2.51 (BdB higher power), the worst case ACI. 
4 1 
(a) BOSS System for Modulation & Pulse Shaping 
(b) BOSS System for Channelization 
(c) BOSS System for Demodulation & BER estimation 
Figure 2-18. BOSS Block Diagram for Bit Error Rate Estimation 
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The number of samples per symbol is two when the samples are read in by the 
channelizer simulation. At the output of the channelizer, however, we get 1.406 
samples per symbol to be stored in another external file. White Gaussian noise 
samples can also be added to the input during the channelizer simulation so that the 
input to the channelizer is the transmitted signal plus noise. An alternative method, 
which we have utilized here for substantial savings in simulation time, processes the 
signal and the noise samples separately then mix them right before the demodulation. 
Though not exactly the same as the t rue poe hardware set up, independent 
simulation of the two methods in various cases confirmed that the two methods 
provide almost identical BER estimates. 
The third step of the MCDD simulation involves demodulation and the BER (bit error 
rate) estimation. The signal and noise are added together with proper SNR set up 
(noise samples are multiplied by a proper constant to provide desired Eb/No) then 
demodulated. The BER_SPOT _BIAS module estimates the BER semi-analytically. 
Details of the simulation now follow. 
2.5.1 MeDD Channelizer Analysis 
Analysis of the channelizer involves BOSS simulation of the Figure 2-18(a), Figure 
2-18(b), and Figure 2-18(c) in sequence then estimating the BER curves with different 
sets of parameters. Important parameters to be selected are window type and presum 
ratio of the windowed input data for the channelizer. The criterion to be used here is 
Eb/No required to obtain the BE R of 5x10-7 while keeping the size and complexity of 
the hardware to the minimum. 
We have chosen the Kaiser window because of its smooth flat passband response at 
the expense of stopband ripple since the current modulation choice with baseband 
pulse shaping have already mitigated the effects of ACI successfully. Availability of 
proven window design softwares helped us to choose and simulate all available 
windows with different presum ratio. In order to choose the presum ratio and the 
channelizer window type, the effects of ACI (adjacent channel interference) have been 
carefully looked at. It turns out that the BER performance improvement from 
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increasing presum, i.e., wider 3 dB bandwidth and steeper cutoff, reaches the point of 
diminishing return at around the presum ratio of twelve. (See Figure 2-19.) Our choice 
of presum ratio for the MCDD is Sixteen, which allows room for additional 
implementation losses as well as the possibility of implementing constant envelope 
bandwidth efficient type modulation later. 
Simulation of the channelizer without and with ACI showed that the ACI, where the 
adjacent channel signal with 8dB higher signal power than the signal at the center 
channel, did not degrade the SER performance much, i.e., less than one percent SER 
increase due to the ACI. (See Figure 2-10.) In the same manner, we have also 
chosen the window tap quantization to be sixteen bits after observing significant 
degradation of SER performance with less than twelve bits. 
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Figure 2-20. B055 Block Diagram for the Simulation of Demodulator 
Only 
2.5.2 MCDD Demodulator Analysis 
A BOSS system module to test only the demodulator is shown in Figure 2-20. Note 
the absence of the channelizer in the system. Using this test module, any arbitrary 
carrier phase error, carrier frequency shift, and timing offset can be added to the 
SQPSK source signal to verify each of the demodulator modules. 
Two additional modules, which are not required in the actual demodulator, have been 
added to aid in the simulation of the MCDD demodulator with ideal channelizer : 
RATE_INTERP VCO and RATE_INTERP FILTER. The RATE-INTERP FILTER module 
accepts samples from a pulse-shaped SQPSK source which operates at a sample rate 
of two samples per symbol, and buffers these samples in a circular buffer. Samples 
are interpolated upon request from the RATE_INTERP VCO at a rate of 45/64 per 
sample. RATE_INTERP VCO requests a new sample when the NCO_CLOCK module 
determines that it needs a new sample in the RESAMPLER. 
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In the actual demodulator, the NCO_CLOCK sets a flag when it determines that the 
next execution of the demodulator requires a new sample from the. CHANNELIZER in 
the RESAMPLER, and demodulator operation is held until the flag is cleared when a 
new sample is provided by the CHANNELIZER. In the simulation, the data is provided 
to the RESAMPLER when the NCO_CLOCK needs it. The clock cycle on which the 
NCO_CLOCK would have had to wait is thus swallowed. This simplifies the analysis 
of the demodulator waveforms, which otherwise would contain periods where the 
signals were held while the NCO_CLOCK waited. 
In order to ensure that no important timing issues are being neglected by the 
simulation, the NCO_CLOCK module contains code to verify that are never more than 
two samples interpolated from the RESAMPLER before a new sample is requested 
(remember that in the actual system the demodulator can operate at most two times 
before the channelizer writes a new sample to the RESAMPLER). With this code in 
place, the simulation is capable of fully verifying the operation of the demodulator. 
Details of the simulation now follow. 
2.5.2.1 Resampling filter 
We have observed the input and output of the resampling filter to confirm that the 
output samples are coming out at the rate of two samples per symbol when the input 
sample rate is 1.406 samples per symbol. 
2.5.2.2 Carrier Tracking Loop 
A BOSS system module similar to the one shown in Figure 2-20, but without closing • 
the carrier tracking loop, is utilized when computing the carrier phase error estimator 
gain. The carrier phase error estimator module gain is a required parameter for 
computing necessary loop parameters of the carrier tracking loop as illustrated by 
equations (2.4.12) through (2.4.15). Furthermore, we have deliberately introduced 
carrier phase errors ranging from -1/4 II to 114 II, and measured the corresponding 
outputs of the module. Figure 2-21 shows the carrier phase estimate obtained from 
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the carrier phase error estimator module vs. the actual phase error entered as 
simulation parameters. For computing the module gain, only the linear portion of the 
plot is taken into account. 
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Figure 2-21. Carrier Phase Estimate vs. Carrier Phase Error 
The demodulator's ability to track carrier phase error can be verified by running 
simulations with its loop closed, and Figure 2-22(a) shows time plot of the carrier 
tracking loop NCO output when the true carrier phase error is 22.50 in the absence of 
timing errors. The NCO output converges to 16, and it can be easily shown using 
equation (2.4.10) that the corresponding phase error is indeed 22.50 . Figures 2-
22(b1) to 2-22(b4) then shows the I-a plots of the destaggered output at the sample 
indices of (b1) 11 1 to 310, (b2) 3001 to 4000, (b3) 6001 to 7000, and (b4) 9001 to 
10000. The tracking capability of the carrier phase loop is evident. 
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Figure 2-22. Demonstration of Carrier Phase Tracking Ability 
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Furthermore, the carrier phase estimate jitters are measured and compared to those 
obtained analytically for our choice of the carrier phase error estimator: 
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Figure 2-23. Carrier Phase Jitter (Theory VS. Actual) 
Phase jitter estimate obtained by equation (2.5.1) is valid at moderately high Eb/No, 
and Figure 2-23 shows the theoretical phase jitter (obtained from the above equation) 
and the measured phase jitter for BL T of 10-2. Note the consistency of measured 
phase jitter and theoretical phase jitter. The loop bandwidth in MCDD poe model is 
selected to be one hundredth of the data rate which results in phase jitter due to 
thermal noise less than six degrees and pull in time of less than 0.05 second. 
With the loop bandwidth selection of 10-2 times the symbol rate (BLT=10-2), the carrier 
loop will be able to acquire frequency offsets of 102.4 KHz for the wideband channel, 
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and 3.2 KHz for the narrowband channel , both assuming K-band (14 GHz) uplinks. 
This implies oscillator instabilities of approximately 7.3x10-6 and 2.3x10-7 for the 
wideband and narrowband transmitters, respectively. Thus for wide band channels, it 
is not necessary to provide any special acquisition mechanism, but we may need to 
provide a acquisition tool for narrowband channels. (See section 2.6.1.1 for details.) 
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Figure 2-24. Timing Error Estimates vs. Timing Error 
2.5.2.3 Bit Synchronization Loop 
Likewise, the demodulator's ability to track timing error has been verified by running 
simulations with its loop closed. Figure 2-24 shows the timing error estimator module 
gain which is used to compute the timing loop parameters. With the loop bandwidth 
selection of 5x10-3 times the symbol rate (BL T =5x1 0-3), the bit synchronization loop 
will be able to acquire clock rate offsets of 51.2 Kbps for the wide band channel, and 
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1.6 Kbps for the narrowband channel. This implies symbol clock instabilities of 
2.Sx10-2 for both the wide band and narrowband transmitters, thus it is not necessary 
to provide any special acquisition mechanism in either the wideband or the 
narrowband case. 
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Figure 2-25. BER Estimates with Ideal Channelizer (without Channelizer 
Losses) 
2.5.3 MCDD Parameter Trade-
Using the BOSS Spot Check Variance Semi-Analytic BER estimation module, we 
have quantified the demodulator losses due to resampling filter, carrier tracking loop, 
and bit synchronization loop, as well as AID effects in terms of the required Eb/No to 
achieve 5x10-7 BEA. Losses due to the demodulator only (without any channelizer 
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losses) are shown in Figure 2-25, and it can be clearly seen that major portion of the 
losses came from the resampling filter, i.e., timing loop and carrier phase loop did not 
introduce any significant degradation. 
The bottom BER curve corresponds to the ideal demodulator without loss, while the 
SER curves due to (i) resampling filter only, (ii) resampling filter plus the timing loop, 
(iii) resampling filter plus the carrier loop, and (iv) resampling filter plus both loop 
closed, are shown as four almost overlapping SER curves on the top (seen as a top 
SER curve in Figure 2-25). 
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Figure 2-26. BER vs. Number of Resampling Filter Taps 
Losses due to the resampling filte r were then examined to see what the most 
significant factors are in determining the SER performance. Among those considered, 
number of resampling filter taps was found to be the most critical. Figure 2-26 shows 
the SER curves with ideal channelizer and varying number of resampling filter taps. 
(The BER results shown in Figure 2-25 uses sixteen resampling filter taps.) Even 
though eight seems to be a point of diminishing return, our choice for the number of 
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resampling filter taps is sixteen in order to allow enough room for other possible 
degradations, i.e., implementation losses. Future pulse shaping choices such as TFM 
may require more number of quantization bits. 
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Figure 2-27. BER vs. AID Loading Factor in the Demodulator 
While fixing the demodulator parameters as before, BER performance of the 
demodulator with different AID loading factors are examined over the dynamic range 
of 8 dB, i.e., half loading means that the maximum value of a sample is only half the 
maximum value the given number of bits can handle, etc. Figure 2-27 shows the BER 
vs. AID loading factor; 1/8, 1/4, and 1/2. Our choice of the loading factor is 1/4 since it 
allows enough room to avoid overflow while providing sufficient precision. 
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Figure 2-28. Total MeDD Performance with and without ACI 
Total MCDD BER estimates can be obtained by running simulations of the three BOSS 
systems shown in Figure 2-18(a)-(c) in sequence. Using the presum ratio of sixteen to 
one and linearly amplified SQPSK modulation, SER plots shown in the Figure 2-28 
were generated. Note the 0.25 dB Eb/No degradation at the BER of 5x10-7. This 
compares with about 0.1 dB Eb/No degradation due to the demodulator alone. 
Also plotted is the case of ACI, where the signal powers at the two adjacent channels 
are 8 dB higher than that of the desired signal. As mentioned before, the current 
modulation approach is SQPSK with baseband pulse shaping. The pulse shape is a 
raised cosine (square root raised cosine at the transmitter and another square root 
raised cosine matched filter implemented at the resampling filter) . This approach 
indeed mitigated the effects of ACI and lSI, i.e. , the effects of ACI on the BER 
performance is less than one percent additional BER degradation over the case 
without ACt. 
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Figure 2-29. Total MCDD Performance with Mismatch of Alpha's 
We have also looked at the effects of mismatch in the transmitter square root raised 
cosine filter rolloff constants and that of the receiver (within the resampling filter), both 
of which are designed to be square root raised cosine filters with identical rolloff 
constant. Due to aging or manufacturing tolerance limits, the roll-off constant of the 
transmitter and the receiver may not match exactly. Figure 2-29 shows the SER plots 
with perfect match and with a slight mismatch, i.e., rolloff constant of 0.3 and 0.4, 
respectively. Degradation due to the mismatch seems almost negligible from the SER 
plot shown in Figure 2-29. 
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MODULATION 
CHANNELIZER 
POC DESIGN PARAMETER 
Window Type 
Window Length (WB) 
Window Length (NB) 
Presum Ratio 
Window Quantization 
AID Quantization 
AID Loading 
DEMODULATOR No. of Resampling Filter Taps 
Resampling Filter Tap Quantization 
Carrier Tracking Loop BW x Symbol Period 
Carrier Tracking Loop Parameters 
Symbol Sync. Loop BW x Symbol Period 
Symbol Sync. Loop Parameters 
No. of Bits in Loop NCO Register Files 
CHOICE 
Linear Amp. SQPSK 
Kaiser 
L=256 
L=512 
P=16 
16 bits 
8 bits 
1/4 
16 
16 bits 
10-2 
KL=2
5
, KI=2-
1
, KT=2-
4 
5x10-3 
KL =27, KI=20, KT=2-
8 
24 
Table 2-2 Summary of MCDD POC Design Parameters 
2.6 Summary and MCDD poe Requirements vs. Capabilities 
Various issues of the MCDD have been discussed and analyzed using the BOSS 
simulation results, and Table 2-2 summarizes outcome of the system engineering 
tasks regarding the choice of channelizer and demodulator parameters. The overall 
MCDD concept requirements and a set of POC model performance parameters are 
summarized in the left column of Table 2-3. Shown in the right hand side column are 
the corresponding capabilities of the MCDD POC model as verified by BOSS analysis, 
assuming that the satellite is in geosynchronous orbit and the ground terminals are 
stationary. 
56 
• I 
I 
0'1 
""" 
-I 
Q) 
C" 
CD 
N 
I 
W 
I ::a 
CD 
.c 
c 
... 
CD 
3 
CD 
:J 
-
(IJ 
< (IJ 
. 
o 
Q) 
"'C 
Q) 
~ 
-::+ 
-
. 
CD (IJ 
REalD 
1 
2 
3 
4 
5 
6 
7 
.. 
MCDD REO/SYSTEMS ENGINEERING CAPABILITY VERIFIED BY 
Simultaneously demultiplex and demodulate Comply Design 
an FDM oomposite input signal 
Composite input signal shall consist of 784 NB & 26 WB (MCDD Concept) 3 WB or 2 Design 
hundreds to thousands of narrowband (NB) WB & 26 NB channels (POC) 
channels and tens of wideband (WB) 
channels 
The NB input channels shall have a data Comply Design 
throughput rate of 64 KBPS 
The WB channels shall have a data WB data rate is 32 times NB data rate Design 
throughput rate of at least 24 times that of the 
NB channels 
Individual Input channels shall have a Maximum dynamic range of more than 8 dB Design 
maximum dynamic range of 8 db 
Concept shall take into consideration future Expected GaAs technology ~MISFETS) DeSign 
technology availability, and size, mass, and Flight-ready 4.5 Ibs and 18 by 1995 
power tradeoffs for a flight model for year Flight-ready 1.0 Ibs and 5 W by 2000 
2000 
Techniques of POC shall not preclude future 
flight model 
The POC model does not preclude any 
future application (fully demonstrates the Design 
signal processing functions of MCDD) 
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MCDD REO/SYSTEMS ENGINEERING 
Supply optimized performance goals 
for: 
Modulation scheme 
Implementation loss from theory of proposed 
modulation scheme 
Composite signal bandwidth efficiency 
The required EblNo to achieve a BEA of 
5x1 0-7 for both NB and WB channels with no 
adjacent channel interference (ACI) 
The BER vs EblNo with and without ACI for 
both NB and WB channels 
The minimum carrier, and symbol clock 
stabilities for both NB and WB channels 
The mechanism for acquisition and 
synchronization of newly activated NB and 
WB users 
The grouping (distribution) of active NB and 
WB channels across the composite signal 
bandwidth 
CAPABILITY VERIFIEP BY 
1 
Linearly amplified SQPSK (w/option to Simulation 
choose constant envel~e BW efficient 
modulation with minor esign change) 
I 
.1 dB loss due to demodulator alone Simulation 
, 
i 
1.42 bps/Hz (WB) & 1.25 bps/Hz (NB) Simulation 
10.8 dB (WB) & 10.9 dB (NB) without ACI Simulation 
10.8 dB (WB) & 10.9 dB (NB) 
(almost no degradation due to ACI) 
Simulation 
Carrier: WB: 7.3x10E(-6); NB: 2.3x10E (-7) Simulation 
Symbol: WB: 2.5x10E(-2); NB: 2.5x10E (-2) 
Cooperative interrelation of the VSAT users 
through MCS orby utilizing probing channels 
Analysis 
shared by users 
26 WB channels with 28 NB each Design 
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Figure 2-30 MCDD Synchronous System Operation 
2.6.1 Further Considerations 
2.6.1.1 System Synchronization Methods 
It may be necessary to provide a special synchronization mechanism for the reasons 
discussed in MCDD demodulator carrie r tracking loop analysis. System 
synchronization can be achieved through the cooperative interrelation of the VSAT 
users through the master control station (MCS) as shown in Figure 2-30. All operation 
is coherent with the master frequency reference at the MCS which is uplinked to the 
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satellite as a pilot tone on the telemetry, tracking, and command (TT&C) link and then 
subsequently distributed to the VSAT users through the common TDMA downlink. 
All VSAT users are capable of rate-synchronously transmitting narrowband and 
wideband data channels in the absence of spacecraft doppler induced by the 
inclination of the orbit. The MCS calculates the doppler correction (specifically, range 
rate divided by the velocity of propagation) for a representative user location by TT&C 
ranging. The doppler correction is then transmitted to all users via a broadcast 
channel in the TDM downlink. The user then calculates the doppler correction from 
the parameter received in the broadcast channel, modified by user latitude and 
longitude and the RF of the FDM uplink channel. 
Instead of the MCS calculating the doppler correction for a representative user 
location from TT&C ranging and transmitting the doppler correction to all users, an 
alternative way of achieving synchronization is to provide separate probing channels 
to VSATS before initiation of uplink transmission. Using this method, the satellite will 
first have to provide probing channels which are shared by all users. Any VSAT user 
who wants to use the MCDD then sends a probing signal to the satellite. The satellite 
estimate the user's frequency error and sends a response signal to the downlink 
informing what the doppler and oscillator drift error is. The user then corrects its error. 
The channelizers within MCDD do not strictly require the precise rate synchronism, 
i.e., doppler correction, provided by the above procedure. The only requirement for 
proper operation of the channelizer is that the modulation be placed within the 
channel filters. Demodulator performance is, however, improved by the more accurate 
placement of the modulation within the assigned channels, i.e., adjacent channel 
interference (ACI) and intersymbol interference (lSI) from unmatched channel filtering 
is reduced. 
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2.6.1.2 Modulation Choice for Future MeDD 
The type of baseband pulse shaping we are using, as mentioned in section 2.4.3, will 
result in a modulated signal which will no longer be constant-envelope. (See Figure 
2-13.) To improve the transmitter power efficiency, a constant envelope bandwidth 
efficient modulation scheme will be required for MCDD. We need to identify the best 
modulation/coding technique which will provide the required bandwidth efficiency and 
side lobe characteristics for MCDD and will be relatively simple with low risk. A 
tradeoff study should then be performed with respect to bandwidth efficiency, power 
efficiency, hardware complexity and weight, development risks, and speed/power 
requirements. From these tradeoffs a preferred modulation or combined 
modulation/coding technique can be selected. 
In our demodulator design, we have a resampling filter which does matched filtering 
as well, and the filter coefficients reside in programmable RAM. It is straightforward to 
revise the resampling filter coefficients to cover other types of modulation schemes, 
e.g., TFM, MSK, GMSK, etc. Symbol decision output can also be input to decoder in 
the event we utilize combined modulation/coding. 
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3.0 POC STE DESIGN AND PERFORMANCE 
3.1 Design Description 
The POC model fully demonstrates the MCDD concept. Figure 3.1-1 shows a block 
diagram of the POC model and its relationship to the full MCDD. 
The POC model design has been partitioned into the Demultiplexer (DEMUX) which 
includes the ADC, the Wide band (WB) Channelizer and the Narrowband (NB) 
channelizer and the Multirate Demodulator (DEMOD). 
The DEMUX as presented in this report incorporates two major refinements with respect 
to the originally proposed design: 
• A very efficient Window/Presum approach 
• An NB channelizer design which processes 16 WB channels or 1/2 the full 
MCDD 
The DE MOD concept has also been improved with respect to the proposal with: 
• A simplified design 
• A design adaptable to a future constant envelope modulation scheme 
In addition to the above, both designs have been approached with a future ASIC 
implementation in mind. 
Our versatile, low cost STE has also been improved with: 
• MAC lis as a controller 
• LABVIEW for custom screen generation 
• "C" for waveform generation 
• Automated test procedure 
• Full configurability for generation of new tests 
Figure 3.1-2 shows an interface diagram of the POC model and STE. 
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3.2 Requirements vs. Capabilities 
See Table 3.2-1 below. 
3.3 Derating Guidelines 
No special derating guidelines will be applied in the design of the POC model. All detail 
design to follow wi ll abide by the DOL Logic Design Guidelines, IOC 89-V125-01-88, 
dated 12 June 1989. 
3.4 Packaging Approach 
The MCDD POC model, as shown in Figure 3.4-1, will be enclosed in a 6 ft . double bay 
rack. All cables wi ll be commercial , therefore eliminating any custom cables or 
harnesses. 
The MCDD POC hardware will be enclosed in a MUPAC 13 slot card cage (see Figure 
3.4-2). The wirewrap panels for both the DEMUX and DEMOD units will be the MUPAC 
3466089-01 (6U; High Density Universal). The MCDD components are summarized 
below: 
• STE Test Equipment (See Section 6) 
• POC Hardware : 
QTY Description 
1 MUPAC 3316625-03; 13 slot cage with high speed backplane 
TBD MUPAC TBD; DEMUX wirewrap panels 
3 MUPAC 3476088-01 ; DEMOD wirewrap panels 
1 ERBTEK EPI • 488; GPIB card 
1 Brooktree BT101 EVM; D/A evaluation board 
1 AID 9020; analog devices AID board 
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REQID 
18 
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26 
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MCDD REQ POC DESIGN AND CAPABILITY 
PERFORMANCE 
The POC model shall be configured to allow testing Comply 
and validation of its critical components 
POC model shall fully demonstrate the MCDD Comply 
concept and its architecture shall be expandable to 
a full MCDD 
The POC and STE shall be housed in a double bay Comply 
rack and will include all necessary power supplies 
The POC performance shall be compared to 
the results of the simulation as follows: 
The required Eb/No to achieve a BER of 5x 10-7 for Comply 
NB and WB channels with no adjacent channel 
interference (ACI) 
The BER vs Eb/No with ACI (8 dB dynamic range) Comply 
for both NB and WB channels 
POC shall demonstrate its ability to acquire Comply 
frequency offsets of 102.4 KHz for WB and 3.2 KHz 
for NB channels 
POC shall demonstrate its ability to acquire clock Comply 
rate offsets of 51.2 Kbps for WB and 1.6 KBps for 
NB channels 
POC model model performance analyses shall be Comply 
sufficient to verify or deny the continued candidacy 
of the POC model for the MCDD concept 
Table 3.2-1 Requirements vs. Capabilities 
VERIFIED BY 
Design 
Design 
Design 
Test 
Test I 
, 
, 
I 
Test 
Test 
I 
I 
Analysis 
-
HP8770 
MDF8151 
Power 
o 
Arbitrary 
Waveform 
Generator 
Noise Generator 
Signal Attenuator 
Combiner 
MCDD POC 
Loop Lock 
Indicators 
o 0 
LD-56-S (+5; 90 Amps) 
LO-56-S (+5, -5; 4.7 Amps) 
Power Supplies 
Storage 
Figure 3.4-1 
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HP8656B 
Frequency Synthesizer 
Wavetek 178 
Clock Synthesizer (46.08 Mhz) 
Anritsu MD6420A 
Data Transmission Analyzer 
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Figure 3.4-2 MCDD POC Drawer 
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3.5 Parts and Power Summary 
See Table 3.5-1 below. 
FUNCTION PARTS POWER 
DEMUX 156* 68W* 
DEMOD 302 93W 
·Worst case (assumes 2K x 8 RAM) 
Table 3.5-1 Power and Parts Summary 
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4.0 MCDD DEMULTIPLEXER 
4.1 Functional Overview 
The MCDD Proof of Concept (POC) Demultiplexer is a subset of the full size MCDD 
Demultiplexer (see Figure 4.1-1). It performs wide band (course) channelization of an 
analog input signal and, optionally, narrowband (fine) channelization on each of the 
wide band channels. 
The first channelizer (Wide Band Channelizer or WBC) applies a set of sixteen 
complex bandpass filters to the digital sequence out of the ADC. These sixteen 
equally spaced FIR filters are identical to one another except in center frequency. 
Since the second level of channelizers (NarrowBand Channelizers or NBCs) and the 
MCDD demodulators require baseband inputs, the WBC also performs the required 
operations to shift each filter output down to dc. 
Each NBC is dedicated to a particular wideband channel out of the WBC. A NBC may 
be configured to either pass the data from the WBC, unaltered, to an MCDD 
Demodulator or to narrowband channelize the data before sending it. In the latter 
case, a set of thirty-two complex, equally spaced bandpass FIR filters is applied to the 
NBC input data. As in the WBC, each NBC output is shifted to baseband. 
The WBC and NBC requirements are very similar and both are efficiently implemented 
using time domain DFT techniques. Some notable differences are that the WBC input 
is real while the NBC input is complex and that the input sampling rate to a NBC is 
significantly less than that of the WBC. 
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MCDD REQ DEMULTIPLEXER 
The MCDD POC model shall implement and demonstrate 
the Time Domain EFT conce~t and its ability to perform 
wideband and narrowband c annelization 
POC model shall fully demonstrate the MCDD concept 
and its architecture shall be expandable to a full MCDD 
The POC model EDM composite signal shall consist of 
8 WB channels 
The POC model shall demultiplex and demodulate 3 WB 
channels, any of which can be further subdivided into 
28 NB channels 
The NB channels shall have a data throughput rate of 
64 Kpbs 
The POC shall Implement WB channels at 2.048 Mbps 
The interface between the POC and the STE shall be 
clearly defined 
The POC Model shall be fabricated with commercial 
grade components. Operating temperature range shall 
e 0 to 70 degrees centigrade 
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31 Best commercial design and fabrication practices shall Comply Design 
be used in the development of both the POC model and 
the STE 
JJ 33 The POC Demux shall be designed with the following Comply Design 
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parameters: 
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Decimation ratio = 16 (WB), 32 (NB) 
Window length = 256 (WB), 512 (NB) 
Window type = Kaiser 
Window quantization = 16 bits 
Sampling frequency = 23.04 MHz (WB), 1.44 MHz (NB) 
tJJ ND resolution = 8 bits 
(') ND loading factor = 1/4 
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34 The full size MCDD Demux shall be designed with the Comply Design 
following parameters: 
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5.0 MCDD DEMODULATOR 
5.1 Funct ional Overview 
The MCDD POC, shown in Figure 5.1-1, will contain three identical digital 
demodulator boards, one board for each channel being processed. The demodulator 
consists of five major functional blocks as shown below. These blocks are: 
1. A resampling filter to generate exactly two complex signal samples per symbol; 
2. A derotate complex multiply to remove residual carrier from these samples; 
3. Symbol decision to determine the received two-bit symbol (Differentially 
encoded OQPSK), 
4. A carrier tracking loop to estimate the carrier phase offset to be derotated; and 
5. A symbol sync loop to determine any timing offset to be removed by the 
resampling filter. 
Multi-rate Demodulator 
Re-Sample t--__ ~ Channalizer Data ---~ 
L----r---..... (1)1.44 MSPS 
or 
(32}45 KSPS 
Symbol Sync ~-------.... 
Figure 5.1-2 
Output 
or 
64 KBPS 
Each demodulator can be configured as a single 2.048 Mbit/sec wideband (WB) 
channel, or as 32 independent 64 Kbitlsec narrowband (NB) channels. 
For the POC, the three demodulators can be configured as either a WB or NB channel. 
, 
When in NB mode the demodulator hardware is time multiplexed between the 32 
channels, eliminating the need for duplicate hardware running at a slow rate. Data is 
input to each of the demodulators from the demultiplexer at a rate of 1.44 MSPS. This 
data will be consecutive time samples for a single wideband channel, and time 
multiplexed samples from 32 narrowband channels. The output of the POC will be 
either a 2.048 Mbitlsec demodulated data stream from the wide band channel under 
11 5 
test, or anyone of the thirty-two 64 Kbitlsec narrowband channels. Data from the other 
wideband channels will be available. 
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5.2 Requirements VS. Capabilities 
Requirement Capability 
Modulation Format 
Differentially Encoded S-QPSK Comply; Can accommodate other formats wlo HW mod. 
Data Rate 
Wideband 2.048 MbitiS Comply 
Narrowband 64 KbiVS Comply 
Resampling Filter 
Riter Size: 16 Taps Comply; Could accommodate less than 16 wlo HW 
mod. 
Time offsets : 32 Possible Comply 
Filter Types (STE Selectable) 
Square-Root-Raised-Cosine-Interpolation Comply (PROM defined) 
Interpolation Comply (PROM defined) 
Output Precision: 8 bits Comply 
Derotate 
Function 
I = Xi • cos[0 (error)] + Xq. sin[0(error)] Comply 
Q = Xq. cos[0 (error)] - Xi· sin[0(error)] Comply 
Output Precision: 5 bits Comply 
Carrier Tracking Loop 
Phase Estimate Precision: 8 bits Comply 
Phase Error = ArcTan(Q/I) - 9(opt) Comply (PROM defined) 
Loop Riter Precision: 24 bits Comply 
Loop Bandwidth: (symbol rate) • 10-2 Comply (switch selectable) 
Loop Parameters: 
KL=~ Comply (switch selectable) 
Ki =2-1, Comply (switch selectable) 
KT=~ Comply (switch selectable) 
NCO Precision: 24 bits Comply 
NCO Output Precision: 8 bits Comply 
Symbol Sync Loop 
Phase Estimate Precision: 5 bits Comply 
Loop Filter Precision: 24 bits Comply 
Loop Bandwidth: (symbol rate) • 5x10-3 Comply (switch selectable) 
Loop Parameters: 
KL=27 Comply (switch selectable) 
I<j=~ Comply (switch selectable) 
KT=~ Comply (switch selectable) 
NCO Precision: 24 bits Comply 
NCO Output Precision: 5 bits Complv 
Table 5.2-1 Requirements vs. Capabilities 
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5.3 Design Description 
The MCDD Demod uses a synchronous, micro-program based design. Since the 
same functions will be performed by the hardware repeatedly for each channel (or 
samples in WB mode) with minimal conditional processing, a micro-coded approach 
offers the necessary complexity with minimal parts and control logic. The Demod 
(shown in Figure 5.3) consists of the following functional components: 
1. Clock Logic 
2. Micro-program Control 
3. Indexing Logic 
4. Resampling Filters 
5. Derotate 
6. De-Stagger Buffer 
7. Symbol Phase Error Logic 
8. Symbol Sync Loop Filter 
9. Symbol Sync NCO 
10. Carrier Phase Error Lookup 
11. Carrier Tracking Loop Filter 
12. Carrier Tracking NCO 
13. Output Buffer / Channel Mux 
14. Lock Detect 
Samples from the Demux are input at a rate of 1.44 MSPS resulting in sixteen 23.04 
Mhz or eight 11.52 Mhz clock cycles in a sample epoch. In the following descriptions a 
sample epoch will be defined as either eight 11.52 Mhz clock cycles or sixteen 23.04 
Mhz clock cycles.These rates were driven by the resampling filter processing 
requirements, which are two separate 16 tap filters, for both I and Q, during one 1.44 
Mhz sample period. The Resampling Filter, and Derotate run at a clock rate of 23.04 
Mhz, whereas the remaining processing elements run at a clock rate of 11.52 Mhz. 
The slower rate of 11.52 Mhz rate was chosen to alleviate timing constraints on the 
remaining hardware with providing enough processing cycles, and to minimize clock 
logic complexity. A detailed hardware block diagram is shown in Figure 5.3-1. 
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Interpolation Process 
Data samples are input to the Demod at 45KSPS (NB) and 1.44MSPS (WB), with the 
ideal sample rate being 64KSPS (NB) and 2.048MSPS (WB). The input waveform has 
a sample period of TIN = 1/45KSPS, and we want the output of the Resampling Filter to 
have a sample period of TOUT = 1/64KSPS (2 samples per symbol). The relative time 
location that each R.S. Filter output will occupy is determined by the symbol sync NCO. 
To get the desired R.S. Filter output rate with TlwT NCO = TOUT, we see that we need 
TNCO = TOUTITIN = (1/64)/(1/45) = 45/64. 
By updating the NCO and monitoring the overflow status, it can be determined if the 
current input data samples are sufficient to calculate one or two data points out of the 
R.S. Fi lters. Each sample epoch (1.44 Mhz) the NCO will be updated, if it overflows, 
only one R.S Filter output will be valid the fo llowing sample period. If the NCO does 
not overflow on the first update, it is updated again and two R.S. Filter outputs will be 
valid the next sample period. Although the instantaneous data rate out of the R.S. Filter 
varies, the average data rate, in absence of offset, will be 64 Ksamples/sec NS, and 
2.048 Msamples/sec WB. 
Destagger 
Due to both the rate interpolation, and the staggering of the I and Q arms, a de-stagger 
buffer is needed. The symbol sync loop needs a current midpoint, previous transition, 
and previous midpoint samples for determining the timing error. The carrier tracking 
loop needs the current midpoint sample to determine the phase error estimate. The 
output decision logic needs a current and previous midpoint samples to make a 
symbol decision. The requirement of needing three samples, along with the staggering 
and rate interpolation results in eight memory locations to handle the worst case 
scenario. 
Processing for the aforementioned processing elements is conditional on there being 
sufficient valid data pOints in the de-stagger buffer. 
5.3.1 Clock Logic 
For the POC, the Demux will send two clocks to the Demod; 23.04 Mhz and 11.52 Mhz. 
For Demod stand-alone operation a 46.08 Mhz TTL level clock will be input and the 
121 
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two system clocks (23.04 and 11.52 Mhz) will be generated via a down-counter. For 
RAM/FIFO writes, an inverse 11 .52 Mhz clock will be generated to allow NAND gating 
a write enable control Signal to generate the write strobe. This write enable clock will 
have one less buffering level than the distributed system clocks so that the NAND 
gating required will not cause unnecessary clock/write strobe skew. Clocks will be 
buffered and distributed via 244 drivers. 
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5.3.2 Micro-Program Control 
Most hardware control and addressing will be performed in micro-code. Micro-code 
was developed using the METASTEP assembler on a VAX Station II. The code was 
divided into two independent groups. One group controls 23.04 Mhz hardware blocks, 
and the other controls the 11 .52 Mhz blocks. This was done to minimize complexity 
and micro-program stores. 
The 23.04 Mhz group has a total of 256 lines with 66 lines for initialization. This is 
broken up as 16 re-sample addresses in 16 different sequences for a total of 256 
unique states. 
The 11.52 Mhz group has a total of 16 lines with no lines for initialization. This is 
broken up as 1 sample epoch (8 cycles) for when valid data is ready for processing 
from the destagger buffer, and 1 sample epoch when data is not ready. (total of 16 
lines or cycles) Processing for the symbol sync and carrier tracking loops was 
deSigned to be as identical as possible, this enabled the use of identical control 
signals for both loops, thereby minimizing parts and complexity. 
Addressing for the 23.04 Mhz control PROMS is mode dependent. If WB mode, the re-
sample addresses must cycle thru the circular buffer at the 1.44Mhz input data rate. In 
other words, every new point input must be placed in the oldest location in the circular 
buffer, and the current set of 16 points must be accessed accordingly. If NB mode, the 
re-sample addresses must cycle thru the buffer at the 45 Khz input data rate, with the 
same addressing sequence repeated 32 times. (same sequence for each of the 32 NB 
channels) This is accomplished by selecting the proper counter bits as the address to 
the 23.04 Mhz control store. The 11 .52 Mhz control PROMS addressing is mode 
independent. 
5.3.3 Indexing Logic 
Due to the pipelining inherent to demodulator processing, it is necessary (in NB mode) 
to have some processing blocks accessing different channels data at the same time. In 
other words, all hardware blocks cannot be using the same index to access its local 
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memory at the same time. This requires the generation of time delayed versions of the 
same index with the proper time synchronization. 
The channel 10 word sent from the Demux is comprised of a 3 bit WB channel index 
(used as a dernod board select) and a 5 bit NB channel index (channel index if in NB 
mode). If in NB mode, the 5 bit NB channel 10 is registered in as the channel index. 
Versions of this 5 bit index are delayed and synchronized to give the proper timing 
relationships with the various hardware blocks. 
If in WB mode, the channel index is forced to zero (00000) since only one channels 
memories will be accessed. 
5.3.4 Resampling Filters 
The resampling filters perform the necessary interpolation to create the midpoint and 
transition samples, they also perform the pulse shaping matched filters. The symbol 
rate is compensated by either generating one or two pOints through interpolation in the 
resampling/pulse shaping filters. Even though only one point is valid from the R.S. 
Filters, both will be calcu lated. The first point (I and Q) out will always be valid, with the 
second complex pair being valid conditional on the symbol sync NCO status. 
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Resampling Filter 
L64261 
8 03 VFIR 
Data From 
~ 02 
c hannelizer 
"" Q I ,8 01 II , OUTPlf ... I Oual ,8 DO OAT 8 RSFOUT_ 
Port I 
... 
.r RM1 h. RSADRW 8 Coeff ~ 
..... RSADRR 4 
-
PROM 
8 5 ~2 
.... NC02 --r-, 
..... CFADDR ,3 
r! 01 Coeff 
PROM ~ 
t> NC01 .5 , 
Figure 5.3.4-1 
The hardware block is shown in Figure 5.3.4-1 . The input data is buffered in a Dual-
Port RAM to allow circular buffering of the incoming data samples. The channel ID is 
decoded to determine which data samples are selected from the shared data bus. This 
data bus, from the demultiplexer, is shared among the three demodulators. In NB 
mode the Dual-Port RAM is configured as 32 independent circular buffers, in WB mode 
the RAM is configured as one buffer. 
The 16 consecutive complex data points are accessed from RAM at a rate of 23.04 
Mhz and input to a LSI Logic L64261 VFIR. During one sample epic, the resample 
filters will interpolate either one or two complex samples (4 filters total). The VFIR chip, 
which is configured as four independent 16-bit multiplier/accumulators (MAC), 
performs the necessary interpolation/matched filtering for both I and Q paths. Both I 
and Q are input to two data inputs of the VFIR. Each filter requires 16 taps, and there 
are 32 sets of these coefficients (one for each timing offset) resulting in a 512 word 
coefficient memory. In addition there is another 32 sets of 16 tap filters that were 
generated without the square-root-raised-cosine pulse shaping filter to allow the the 
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channel to operate without the benefit of pulse shaping. The filter set is switch 
selectable. Window coefficients are stored in EPROM. The interpolation filter with the 
appropriate timing offset, or which of the 32 sets of coefficients, is selected by the 5-bit 
symbol sync NCO value. Each coefficient is 8 bits wide. The 8-bit output, from both I 
and a, of the resampling filters is input to the derotate. 
Therefore it was determined, by systems engineering BOSS simulation, that with a 8x8 
multiply (resulting in 16 bits:<15 .. 0» and the 16 accumulates performed by the 
resampling filters, bits <14 .. 7> should be selected as the final output of the resampling 
filter. This corresponds to bits <12 .. 5> (unshifted) output from the VFIR. 
5.3.5 Derotate 
The derotate is performed by two 8x8 Multiply-Accumulators (TMC2208) as shown in 
Figure 5.3.5-1. These have a 25 Mhz speed rating. 
~ RSFOUl 
," 
Data 
From 
Resa 
Filter 
mpler 
s 
boo COEFFCNTL 
... 
~ CTNCO 
8 
, 
Derotate 
TMC2208 
5 DSINI ... 8x8 TMC2208 , ... 
ultiplier 
8x8 Acc. s DSINQ .... .... Multiplier , ... 
Ace. 
s s 
,; ,; 
-
cos/sin cos/sin 
PROM PROM 
Adr Adr 
S 
, 
Figure 5.3.5-1 
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The math function desired is: 
[Xi(n) + jXq(n)]*[cos(err) - jsin(err)] => 
DSINI(n) = Xi(n)*cos(err) + Xq(n)*sin(err) ; "I" 
DSINO(n) = Xq(n)*cos(err) - Xi(n)*sin(err) ; "0" 
The lookup table is configured such that cos(err) is in the lower 256 locations and 
sin(err) is in the upper 256 locations. The "a" MAC is configured to subtract the second 
product from the first, whereas the "I" MAC is configured to add the second product 
from the first. The worst case overflow scenario can never happen during the 
accumulates, (due to the multiplication of sin/cos) therefore bits <15 .. 11> are selected 
as the output of the derotate. The choice. of output bits was verified through BOSS 
simulation. The five bit result, both I and Q, are input to the destagger buffer. 
5.3.6 Destagger 
A midpoint and transition sample are not output every sample epoch, and I and 0 are 
staggered by 1/2 a symbol period (one midpoint or transition sample), therefore the 
midpoint and transition samples must be buffered to allow the correct samples to be 
available, for both I and A, for the necessary processing. The worst case scenario of 
symbol timing offset dictates that the destagger buffer be 8 locations deep (for each 
channel being processed). 
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Q 
Also stored in the de-stagger buffer (shown in Figure 5.3.6-1) is addressing and NCO 
status information necessary to maintain buffer and processing control. This 
information is stored at the end of the data buffer locations (one information memory 
location for each channel). The information consists of a three bit address that 
determines the next data address to be written, and a symbol sync NCO status bit. The 
read addresses for the data points are determined logically from the next write address 
and NCO status. 
In WB mode it is necessary to use the next write address during the following sample 
epoch since all operations are on only one channel. However in narrowband mode, 
the next write address is determined one sample epoch before it is used, due to 
pipeline delays in the data path. The carrier tracking NCO values and symbol sync 
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NCO status are also determined one sample epoch before needed, so all three 
entities are stored in FIFO to ensure the correct synchronization. Only in NB mode is 
the next write address stored in FIFO used. 
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5.3.7 Symbol Timing Error Logic 
Timing error or symbol sync phase error is calculated for both I and Q independently 
and the result added (shown in Figure 5.3.7-1). The MSBs of two consecutive midpoint 
samples are compared and determines if 0, +1, or -1 is multiplied with the transition 
sample as shown below. 
Case 1: Case 2: 
MSBn.O r MSBn-1 .. 0 MSBn MSBn-1 Err 
MSBn-,t-' : ~ 0 0 0 0 1 +Tn-1 1 0 -Tn-1 MSBn .. 1 1 1 0 
The case of no symbol timing error will result in a transition sample equal to zero. 
When the transition sample is behind the zero crossing point the NCO needs to be 
sped up or a positive error estimate should be generated. When the transition sample 
is in front of the zero crossing point the NCO needs to be slowed or a negative error 
estimate should be generated. The most significant four bits is used as a timing 
estimate, with the sign adjusted error fo r both I and Q being summed to form a 
composite 5 bit error estimate. This 5 bit error estimate is placed in the least significant 
5 bits and sign extended to 24 bits for input to the loop filter. 
Timing Error 
,- - - - ------ --- - - - - --------- - -, 
, Q Error ' 
r------- ----- ----- --- -------- , 5' I Error ' f 4 ~-..., 
t>_Q---I-/-" 
, 
, 
5 
EPLD 
MSB 
4 
2 
ALU 
+/ - 10 
CNTL 
.---------- -- ----- -- - - ------~ 
Figure 5.3.7-1 
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5.3.8 Symbol Sync Loop Filter 
The loop filter operations are performed for each channel during a single sample 
epoch. (shown in Figure 5.3.8-1) The processing is as follows : 
1) Pass previous loop filter result to NCO while shifting the error estimate 
by KI. (2 cycles) 
2) Place the shifted error estimate in a temporary register. 
3) Pass unshifted error estimate thru barrel shifter. 
4) Add previous error accumulation to current error sample and store. 
5) Send current error accumulation back to barrel shifter for Ki shift. (2 
cycles) 
6) Add KI*Err to Ki*Sum(Errs) and store. 
Processing requires two register locations for each channels loop filter. All 
accumulations are 24 bits wide. It should be noted that all memory/register locations 
mentioned in the symbol sync and carrier tracking loop descriptions are referencing 
the register files located in the IDT49C402B Bit-Slice. It should also be noted that all 
shifts performed require two clock cycles. This is necessary since the 32 bit barrel 
shifter can only output 16 bits during one cycle. All K's are switch selectable to allow 
the use of different loop bandwidths. 
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5.3.9 Symbol Sync NCO 
The NCO operations are performed for each channel during a single sample epoch 
(eight 11.52 Mhz cycles). The NCO, shown in Figure 5.3.9-1, must create at most two 
NCO results for each channel. If the NCO overflows on the calculation of the first result, 
then that first result is stored in both NCO register locations for that channel. If however 
the NCO does not overflow, two unique NCO results will be stored in the two register 
locations. This reduces control complexity when generating the next NCO result, for 
the previous valid result will always be stored in the second register location. Stored in 
an unused bit of the second register location will be the NCO overflow status. The 
input to the NCO Bit-Slice is passed thru a set of 22V10 PLDs to enable the input of 
the re-sample ratio. 
Processing is as follows: 
1) Pass previous NCO results to the Re-Sampling filter coefficient PROMs, 
while shifting the previous loop filter result by Kt.(2 cycles) 
2) Place the shifted loop filter result in a temporary register. 
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3) Add re-sample ratio to the shifted loop filter result and store in a temporary 
register. 
4) Add previous NCO result (register#2) to temporary register and store in 
register#1 , while monitoring NCO overflow status. 
5) If the NCO overflowed, add zero to register#1 and store in temporary 
register. If the NCO did not overflow, add the temporary register to 
reg ister#1 and store in temporary register. 
6) Combine NCO overflow status and temporary register and store in 
reg ister#2. 
Symbol Sync NCO 
IDT49C402A 
IDT49C402A 
5 m m SSNC01_ y 
I -
-
LFOUT 124 Coarse }4 Tune - ~ 
Mux 
-
m SSNC02_ OVFL _ EPLDs -
-
i--
Inst Addr ~ 
~ NCOINST 
~ LOOPINDX 
.... 
Figure 5.3.9-1 
The conditional processing is performed by modifying the instruction word sent to the 
NCO. This modified instruction word is also sent to the carrier tracking NCO since it 
has to produce the same number of NCO results. It is through the NCO overflow status 
that the desired sample rate is achieved. Processing requires two register locations for • I 
each channels NCO and all accumulations are 24 bits wide. 
5.3.10 Carrier Phase Error 
Carrier phase error is estimated by using the current midpoint samples, from both I and 
0, as a 10-bit address to an 8 bit phase error lookup table (EPROM). Q is used as the 
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least significant address bits and I is used as the most significant. The lookup table is 
calculated as follows: 
Phase Error = ArcTan[Q/I] - AngleOptimum[I,Q] 
where AngleOptimum[I,Q] = [ PI/4 ] 
[ 3PV4] 
[ -3P1/4 ] 
[ - PV4] 
Optimum Angle 
Q 
3PI/4 PI/4 
• +1. 
2nd 1 st 
-1 +1 
3rd 4th 
• -1. 
-3P1/4 -P1/4 
: First Quadrant 
: Second Quadrant 
: Third Quadrant 
: Fourth Quadrant 
The result of this lookup is placed in the least significant 8 bits and sign extended to 24 
bits for input to the loop fi lter. 
5.3.11 Carrier Tracking Loop Filter 
The carrier tracking loop filter operations are exactly the same as the symbol sync loop 
filter as is the hardware block. All dynamic control signal are shared by both loop 
filters. All K's are switch selectable to allow the use of different loop bandwidths. 
5.3.1 2 Carrier Tracking NCO 
The carrier tracking NCO (shown in Figure 5.3.12-1) operations are exactly the same 
as the symbol sync loop filter, except that when the re-sample ratio is added to the 
shifted loop filter result in the symbol sync NCO, the carrier tracking NCO adds zero. 
This enables the control signals of both NCOs to be as identical as possible. 
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Carrier Tracking NCO 
IDT49C402A 
IDT49C402A 
8 CTNCO YJ--+-+---t 
PLFOUT 24 
NBNXTADR 
NCOSTATN-2 
Inst Addr 
NCOINST 
LOOPINDX 
Figure 5.3.12-1 
Since the symbol sync NCO results are needed for the Resampling Filters, and the 
carrier tracking NCO results are needed for the derotate, there exists a time disparity 
between when the data is available from the carrier tracking NCO and when that data 
is needed. This delay is one symbol epoch. To induce the necessary delay in the 
carrier tracking NCO results , a FIFO is used to provide the buffering. So whereas the 
symbol sync NCO results are output directly to the re-sample filter block, the carrier 
tracking NCO results are stored in FIFO and read one symbol epoch later to 
compensate for the pipeline delays in going through the resampling filters to the 
derotator. As mentioned previously, the symbol sync NCO status and de-stagger buffer 
next write address are also stored in this FIFO to allow proper synchronization. 
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(NB) rate will be output. These two signals (DATA and CLOCK) are shared by all 
channels as their respective data bit and clock strobe, with that data being sent out 
when the proper channel index is accessed. This is illustrated in Figure 5.3.13-1. 
The selection of the channel under test will be determined by the controller. It is this 
channel that will be sent to the BER test set. The other channels (if in NB mode) will be 
available for observation. 
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5.3.14 Lock Detect 
Lock detect circuitry, shown in Figure 5.3.15-1, exists to monitor the loop filter outputs 
of both the symbol sync and carrier tracking loops. Lock detect is performed only on 
the channel under test selected by the controller. The lock detect circuit subtracts the 
current loop filter output from the previous loop filter output and is compared to a 
known threshold. This will give an indication of how much the loop filter output is 
changing. This is necessary since with a constant rate (or phase) offset the loop filter 
will on average produce a different result than that of a different rate (or phase) offset, 
therefore the difference has to be observed to give an estimate of lock. 
Lock Detect 
IDT7381 
LFOUT 1 A 
8 
A-BI---+....,....-----I---II~ 
B 8 Thresh 
LDTECT 
Figure 5.3.15-1 
5.4 Critical Design Parameters 
By far the most critical design parameter is the number of resampling filter taps. This is 
the driving factor in determining the system clock rates. Another factor is the word 
lengths specified by system engineering. 
5.5 Critical Interfaces 
There are three interfaces for the MCDD POC demodulator (shown in Figure 5.5-1) , 
they are outlined below. 
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5.5.1 Controller to Demodulator 
The demodulator is expecting 1 bit for NB/wB mode selection, and 5 bits to select 
which of the 32 narrowband channels is to be output to the STE. In wideband mode 
channel 0 will always be selected. The controller will not interface directly to the 
demodulator, but will communicate through the demultiplexer, for the IEEE-488 
circuitry will reside at the demultiplexer. The controller will change POC system 
parameters via a IEEE-488 bus, on which the POC will be a listener only. IEEE-488 
bus interaction will consist of the controller writing to a status register to change the 
POC system parameters. 
5.5.2 Demultiplexer to Demodulator 
The demultiplexer will send 16 bits of data (8 I and 8 Q) along with a 8-bit channel 
identification word, that will be common to all demodulator inputs. It is the 
responsibility of each of the demodulators to decode the channel 10 word and write in 
its data points when they are active on the time-division-multiplexed bus. The channel 
10 word will be decoded as follows: 
CHI0<4 .. 0> = NB channel index; 
CHI0<7 .. 5> = WB channel index; 
The WB channel index will be used as a board select, with each of the three 
demodulators selecting their respective channels data. Data output from the Oemux to 
the Oemod, both wideband and narrowband, will be valid for one 11.52 Mhz period, 
but have an average data rate of 1.44 MSPS. Effective data ordering will be 
consecutive time samples for wideband channels. For narrowband processing, 
adjacent blocks of 32 channels will represent consecutive time samples, but the 32 
channels will be in bit reversed order within these blocks. This is shown in Figure 
5.5-2. 
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5.5.3 Demodulator to STE 
Output to the STE will be two TIL level signals: 
1) Demodulated Data 
2) Data Clock 
Data transitions will be centered about the rising edge of the data clock to ensure 
setup and hold requirements of the STE (Bit-Error-Rate Test Set). The data clock will 
be 2.048 Mhz for the wideband channel data, and 64 Khz for the narrowband channel 
data in the absence of symbol rate error. The clock signal will not have a 50% duty 
cycle. This timing relationship is shown in Figure 5.5.3-1. 
DEMOD TO STE TIMING 
CLKUT lJ U U U 
OATAUT ~ 00 X 01 ~ 03 X 04 X 
Figure 5.5.3-1 
5.6 Design Trade-offs Summary and Conclusions 
5.6.1 Derotate 
It was first proposed to use a Plessy complex multiplier for the derotate function. Upon 
investigation, an 8 Bit Multiplier/Accumulator (MAC) was found and used instead. The 
Plessy chip had a max clock rate of 20 Mhz, which required the registering of data 
input to the chip to slow down the data rate. The plessy chip also has a pipeline delay 
of 9 clock cycles. This pipeline delay would have made the indexing more 
complicated. The MAC approach allows the data to be output from the VFIR directly, 
with the complex multiply function being performed in two cycles at the 23.04 Mhz rate. 
5.7 Parts and Power Summary 
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5.7.1 Parts Summary 
A parts summary compiled by functional hardware blocks is shown in Table 5.7.1. The 
estimated number of parts is 143 for a single demodulator, 15 of the these are PGAs 
with 68 pins or more. At the time of the PDR it was estimated that the part count would 
be approximately 65. The significant increase in parts is attributed to the fol/owing 
factors: 
a) Addition of switches to control loop coefficients resulted in the addition 
of 13 components. 
b) Addition of lock detect circuitry resulted in addition of 6 components. 
c) Indexing circuitry not accounted for (14 components). 
d) Barrel shifter output of 16 bits/cycle (when 24 is required) resulted in the 
addition of barrel shifter in both loops, and 3 registers after every barrel 
shifter to hold data. Also propagational timing restrictions required the 
addition of 244 buffers instead of using the component output enables for 
one of the shifts performed (total of 26 components) . 
The main contribution of parts increase came from the addition of registers (from 8 
registers at PDR to 44 registers). The majority of the parts added will not be necessary 
in an ASIC implementation, for many were necessary to accommodate the 24 bit data 
path being comprised of two 16 bit data paths. It should be noted that the number 
major demodulator building blocks (Bit-Slice, Dual-Port RAM, & VFIR) did not increase. 
5.7.2 Power Summary 
A power summary is shown in Table 5.7.2. The total estimated power for one 
demodulator is 31 .13 watts, and 93.39 watts for the three demodulators contained in 
the POCo The increase in power from 19.39 watts to 31.13 watts is a direct 
consequence of the increased parts count. 
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Module Name: 
Control Logic 
Resamplina Filters 
Derotate 
Destagger Buller 
Symbol Sync LF 
Svmbol Sync NCO 
CTLF 
CTNCO 
Symbol Decision 
Lock Detect 
Clock Logic 
Parts TOlals: 
Tolal Paris -
Part II: 163a 22vl0 
4 1 
3 2 
1 
3 
1 
2 
7 10 
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PART # 
FCT163A 
22V10B 
CY7C245A 
F157 
IDT7032-25 
FCT377A 
TMC2208 
IDT7381 -40 
FCT825A 
IDT49C402B 
F382 
LSH32 
FCT244a 
L64261 -40 
EP910-35 
FCT240a 
FCT191 
FOO 
BD05 
IDT7201 
Pullup Pack 
FCT521 
AS885 
~ J 
Demodulator Parts/Power 5/23/91 
DESCRIPTION I QTY POWER/PART POWERITYPE 
I 
4 BIT COUNTER 7 0.025 0.175 
PRGRAMMABLE LOGIC DEVICE 10 0.45 4.5 
2Kx 8 EEPROM 16 0.6 9.6 I 
4 BIT MUX I 2 0.075 0.15 i 
1 K x 8 DUAL PORT RAM 4 0.4 1.6 I 
OCTAL REGISTER 35 0 .03 1.05 
8 x 8 MAC I 2 0.175 0.35 
16 BIT ALU I 2 0.225 0.4 5 
8 BIT REGISTER 9 0.03 0.27 
16-BIT SLICE I 8 0.675 5.4 
. . 4 BIT ALU I 4 0.27 1.08 
32 BIT BARREL SHIFTER 4 0.05 0.2 
CLOCK BUFFER 18 0.075 1.35 
VFIR I 1 1.55 1.55 
Big EPLD I 3 0.5 1.5 
Inverting Buffer 1 0.075 0.075 
Up/Down Counter 1 0.025 0.025 
Nand Gate I 3 0.075 0.225 
5 pos. Dip Switch 7 0 0 i 
512x9 FIFO I 1 0.25 0.25 ! 
1 k Pullup Network 2 0 0 
8 Bit Compare 1 0.03 0.03 
8 Bit Compare 2 0.65 1.3 
I 
I TOTALQTY 143 TOTAL POWER 31.13 
Table 5.7.2 
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5.8 TEST APPROACH 
5.8.1 Demodulator Test Approach 
Check-out will focus initially on basic functionality of the demodulator components. At 
this time proper timing relationships, control signals, and arithmetic functions will be 
verified. When this functional test is completed, test vectors obtained from BOSS 
simulation will be injected into the demodulator, via a pattern generator to check loop 
dynamics and proper demodulator operation. BOSS models have the same exact 
word widths as the hardware implementation. The BOSS simulation will be modified to 
induce the same processing delays from input all the way thru the loops and back to 
alter the incoming data, that exist in the hardware. Obtained from the modified 
simulation will be an input vector set, along with various probe sets that will be placed 
at Significant locations in the demodulator processing path. Injecting the BOSS 
demodulator vectors into the demod will allow a bit by bit comparison of the simulation 
results and hardware output. Granted the number of unique vectors compared is 
limited (around 200), but this will verify that the hardware is implementing the correct 
algorithm. 
Vectors will be downloaded via the Macllci controller to a HP16500 Logic Analysis 
System. The HP16500 has a 4096 deep, 60 bit wide pattern generator. Data will be 
collected by the HP16500's Logic Analyzer, and uploaded to the Macllci controller for 
comparison to the simulation results. Zero's will be input to the demod prior to the 
BOSS vectors input to clear all loop filters, buffers, and data registers. The only non-
zero value, and hence unknown will be the symbol sync NCO. 
Synchronization is necessary due to the fact that the symbol sync NCO will be running 
with the resampling ratio (zero out of the loop filter) being input to the NCO. This will 
result in the NCO being in an unknown state, which in turn will alter all values output 
from the resampling filters. If the input vectors from the BOSS simulation are input to 
the demodulator with the NCO in an unknown state, then the demod results and 
simulation results will not match. This problem can be alleviated by triggering the 
pattern generator to input the BOSS vectors when the demod's NCO is in the state that 
matches the simulation. 
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5.8.2 Test Equipment 
The following test equipment will be obtained from EMC for testing: 
1. Logic Analysis System HP16500 
2. Power Supplies ( +5V,40A) 
3. Oscilloscope (TEK 2445B) 
4. DVM 
The following items will be obtained for the STE, and will be used for checkout of 
demodulator hardware: 
1. Mac llei, with GP-IB interface card. (STE controller) 
2. One Wavetek 178 Clock Synthesizer 
3. Anritsu MD6420 BERT 
5.8 .3 Test Points 
The following test points will be available : 
1. Soft Decision Data (I and Q) 
2. Micro-code program address 
3. Miscellaneous control Signals and syncs 
Two D/A converters will be included in the POC to observe the I and Q soft decision 
data samples. This will enable the observation of both the signal constellation and eye 
diagram (of either I or Q). 
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5.9 ANALYSIS 
5.9.1 Worst Case Timing 
Worst case timing analysis for critical paths is given in Table 5.9. 
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Demodulator Worst Case Timing Paths 5/23/91 
I-' 
~ 
1.0 
Control Counters 
---------------------
cp -> to 
cet -> tc 
cet -> tc 
Tsetup 
Re-Sample Data Read 
---------------------
CD -> RSADDR 
RSADDR -> RSINI/Q 
Tsetup 
VFIR to De-Rotate 
---------------------
cp -> RSFOUT 
Tsetup 
De-Rotate to De-Staaaer 
---------------------
cp -> RSINIIQ 
TsetuD 
- -_ .. _-----------
FCT163a 9.8 
FCT163a 5.5 
FCT163a 5.5 
FCT163a 1 1 
Path = 31.8 
CY7C245a-15 10 
IDT7032-25 25 
L64261 -40 6 
Path = 41 
L64261-40 18 
TMC2208 10 
Path = 28 
TMC2208 18 
IOT7032-25 12 
Path = 30 
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Demodulator Worst Case Timing Paths 5/23/91 
De-Stagger Read Address 
---------------------
cp -> INFORD 22V10-20 12 
addr -> data I DT7032-25 25 
INFO<2> -> RPE2 22V10-20 20 
Tsetup FCT163a 4.5 
Path = 61.5 
Output Logic Data (ISO & OSO) 
---------------------
cp -> 1/0<4 .. 0> FCT377a 7.2 
1/0<4> -> ISO/OSO 22V10-20 20 
Tsetup 22V10-20 12 
Path = 39.2 
Symbol Timing Error 
---------------------
cp -> 1/0<4 .. 0> FCT377a 7.2 
1/0<4> -> ISO/OSO 22V10-20 20 
ISO/OSO -> Fout F382 20.5 
a,b -> Cn+4 F382 9 
en -> Fout F382 12 
Tsetup FCT825a 4 
Path = 72.7 
-
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Ki Shift Timing (SS and CT) 
---------------------
cp -> LFINST CY7C245a-15 10 
LFINST -> ALU 49C402B 28 
ALU -> ER FCT244a 4.3 
ER-> SHOUT LSH32A 34 
Tsetup FCT377a 2 
Path = 78.3 
Kt Shift Timing (SS and CT) 
---------------------
cp -> LFINST CY7C245a-1 5 10 
LFINST -> ALU 49C402B 28 
ALU -> TO PLF .. ~ . LSH32A 34 
Tsetup . FCT377a 2 
Path = 74 
Loop Filter to SSNCO 
---------------------
cp -> LFOUT FCT377a 7.2 
LFOUT -> NCOIN 22V 10-20 20 
TsetuD 49C402B 20 
Path = 47.2 
NCO 24 bit Add 
---------------------
CD -> NCOINST CY7C245a-15 10 
NCOINST -> 12 22V 10-20 20 
a,b -> Cn+16 49C402B 26 
Tsetup 49C402B 14 
Path = 70 
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Demodulator Worst Case Timing Paths 5/23/91 
Overflow Setup 
---------------------
cp -> NCOINST CY7C245a-15 10 
NCOINST -> 12 22V10-20 20 
a,b -> Cn+16 49C402B 26 
Cn -> OVFL 49C402B 17 
Tsetup 22V 10-20 12 
Path = 85 
CT NCO and NCOSTAT to FIFO 
----------_0-______ ..... __ 
cp -> NCOINST CY7C245a-15 10 
NCOINST -> 12 22V10-20 20 
a,b -> y 49C402B 28 
Tsetup IDT7201-25 15 
Path = 73 
Note: Names in all capital letters denote actual siqnal names (ie. NCOINST), 
whereas names in lower case letters (ie. a,b, and Cn) denote device pins. 
--1- --
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5.10 MECHANICAL 
5.10.1 Board Type/Size 
Board type for the Demodulator is a Mupac 3476089. Dimensions are as follows: 
Length = 16.90 inches, Width = 14.90 inches. A layout for the MCDD demodulator with 
IC's placed is shown in Figure 5.10.1-1 
5.10.2 Inter-Connect 
An overall signal interface is shown in Figure 5.11-1 with backplane interconnections 
are as shown in Table 5.11 -2 
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6.0 MeDD STE 
6.1 Functional Overview 
The STE is shown in Figure 6.1-1 in its relative position in the MCDD POCo The STE 
will be comprised entirely of off-the-shelf commercial test equipment. The STE is 
responsible for performance testing of the MCDD POC under various operating 
conditions. The POC drawer will be mounted in the STE rack along with the other 
commercial test equipment. The primary component for signal generation is the 
Hewlett Packard 8770 Arbitrary Waveform Generator (AWG). The AWG can fully load 
the input and generate data patterns with rate and timing offsets, multiple IF 
frequencies with offsets and interference. The STE has the flexibility to generate 
analog signals that can closely simulate the entire communication channel. The STE 
will be able to simulate a fully loaded MCDD POC spectrum with at least 256 
individual narrowband channels (8 wideband channels). All signal parameters will be 
varied in software before up-loading to the AWG. Also, changes to the modulation 
format can be accommodated without modification to the STE hardware. A commercial 
software package will be used to interface with the test equipment and to provide a 
user friendly interface for operation. 
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6.2 Requirements vs. Capabilities 
A table of requirements vs. capabilities is shown in Table 6.2-1 . The requirements 
shown are derived from performance test parameters. 
REQUIREMENTS CAPABILITIES 
Fully populate POC channels Comply 
(WB 7 channels, NB 224 channels) 
Carrier Frequencies (MHz) 
WB: 12.96 + 1.44i (0 S; i s; 6) Comply 
Tolerance <120Hz o Hz 
NB: 12.285 + 0.045i (0 S; is; 223) Comply 
Tolerance <120Hz <120Hz 
Carrier Frequency Offset 
WB: ± 100KHz WB: + FD/A/2 - Fcarrier, -Fcarrier 
NB: ±3KHz NB: + FD/A/2 - Fcarrier, -Fcarrier 
Symbol Rate 
WB: 1.024 MSPS Comply 
Tolerance < ±20KSPS o Hz 
NB: 32KSPS Comply 
Tolerance < 1.0KSPS o Hz 
Symbol Rate Offset 
WB: ±50KSPS -533KSPS, +256KSPS 
NB: ± 1.5KSPS -16.7KSPS, +8KSPS 
Noise Floor (Before AID) 
< - 50dB Comply 
Adjacent Channel Interference 
±8dB ±20dB 
Table 6.2-1 Requirements vs. Capabilities 
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6.3 Design Description 
The STE, shown in Figure 6.3-1 is composed entirely of commercial test equipment; 
the development task will be to generate the necessary software and to integrate the 
various components. The programming required will be limited to instrument control , 
via IEEE-4BB interface, and development of the composite FDM signals for the various 
tests cases. 
The STE is based on the HPB770a Arbitrary Waveform Generator. The AWG is 
downloaded with the desired digitized waveforms, these waveforms are Digital-to-
Analog converted to generate an analog signal. 
The STE includes a white noise source and signal combiner (included in the noise 
generator) to give the necessary noise added to our generated signal. A coupler also 
is provided to allow an optional external input to be combined with the composite FDM 
signal. This combined waveform will then be low-pass filtered to eliminate any aliaSing 
effects induced by the AWG. The signal will then be input to the poe for 
channelization and demodulation. The demodulated output will be input to a bit-error-
rate test set for analysis. All test equipment contained in the STE will be IEEE-4BB 
controlled. 
6.3.1 STE Controller 
The STE controller will be a Macintosh llci with 8 MB of RAM and a BO MB hard disk. 
Installed in the Mac llci will be a National Instruments IEEE-48B interface board, to 
allow controlling of the various pieces of test equipment. The user interface will be 
generated using the LABVIEW software package. The STE controller will be 
responsible for the following tasks: 
1. Differentially encodes either PRN sequence, or user entered message. 
2. Generates sampled composite -FDM QPSK modulated sequence for uploading 
the AWG. Induces desired channel degradations. 
3. Loads the AWG and sets up its necessary parameters. 
4. Adjusts the signal power. 
5. Adjusts the noise power. 
6. Controls POC for desired channel configuration. 
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7. Controls frequency of AWG D/A clock synthesizer (HP8656B). 
8. Controls frequency of 46.08Mhz clock to the POC synthesizer (Wavetek 178). 
9. Monitors output of BER test set. 
6.3.2 Arbitrary Waveform Generator 
The HP8770a, shown in Figure 6.3-2, is the principal building block of the STE. It 
enables us to generate waveforms with frequency components (non-aliased) of up to 
50 Mhz. The AWG has an internal attenuator which has a range of 120 dB in 10 dB 
steps. In addition to this, an external programmable attenuator will be provided to give 
the necessary precision 
to obtain desired Eb/No values. The various signal parameters will be induced on the 
symbol waveforms, in software, then up-loaded to the AWG for output. 
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6.3.3 Programmable Attenuator 
To get the necessary precision in signal power output from the AWG an additional 
programmable attenuator is necessary. The HP programmable attenuator was 
eliminated by installing a signal attenuator (GPIB controlled) in the noise generator. 
6.3.4 White Noise Source 
The noise source is an MDF8151 (MDF Products Inc.) with a bandwidth of 40 Mhz. The 
noise source has a maximum output power level of +13 dBm, and a programmable 
attenuator of 120 dB in 1 dB steps. The signal input also has the same attenuator. 
Included in the noise source is a combiner, this will enable us to add noise to the 
signal output from the HP8770. A coupler will be added to the output of the power 
combiner to allow the summing of an arbitrary external input with our composite FDM 
signal. A power splitter at the output of the combined signal plus noise provides an 
analog monitoring point. 
6.3.5 Frequency Synthesizers 
The STE includes three frequency synthesizers controlled by the STE controller via a 
IEEE-488 interface. These synthesizers will be phase referenced with the HP8656B 
being the reference source. 
• Frequency Synthesizer #1 (HP8656B) provides the D/A clock to the AWG. 
• Frequency Synthesizer #2 (Wavetek 178) provides the 46.08Mhz digital clock to 
the POCo (will be divided down to provide 23.04 and 11.52Mhz) 
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6.3.6 Bit-Error-Rate Test Set 
The BER test set will be an Anritsu MD6420 with a MD0620A GP-IB module. This will 
receive as input the demodulated data stream and corresponding data clock. The BER 
test set is expecting a known PRN sequence to which it will synchronize. The AWG will 
be loaded with this PRN sequence properly encoded and modulated. The STE will 
read the BER figure calculated by the MD6420 periodically, and display it to the 
Controller screen. Also available from the BERT will be the output data rate, (ie 
64KBPS or 2.048MBPS) and ASCII characters formed from the input data stream. 
6.3 .7 Software 
Two software packages will be used on the Mac llei, LABVIEW and Think C. LABVIEW 
will control all test equipment along with providing a user interface, and Think C will be 
used to generate the C modules that will create digitized waveforms to be uploaded to 
the AWG. 
LABVIEW is a software package that allows us to computer generate a functional "front 
panel" for the entire STE. Only pertinent parameters of the various pieces of test 
equipment will be available for manipulation and display. Waveform parameters will 
also be available in the same fashion. The user interface is a computer generated 
"front panel" with knobs, switches, and other easily identified control symbols that can 
be manipulated with the computer mouse. An example "front panel" for the HP8770 , 
as seen from the computer screen, is shown in Figure 6.3-3. LABVIEW enables the 
programmer to easily generate the necessary GP-IB (IEEE-488) commands such that 
they are transparent to the user. It also enables easy modification of the generated 
"front panel". 
Think C is a C compiler, debugger, · and text editor package. It is compatible with 
LABVIEW such that modules written in C can be easily interfaced with LABVIEW. 
LABVIEW will pass signal generation parameters to modules written in C. The module 
will create the necessary waveform files that will be passed back to LABVIEW and 
uploaded to the AWG. Waveforms created in the C modules will have the various 
signal variations (ie. carrier frequency and phase offsets), including pulse shaping. 
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6.3.8 Typical BER Measurement Sequence 
Given below is a typical sequence of events for a BER measurement. 
1. User will select desired test, or can vary a specific signal parameter. 
2. PRN sequence will be differentially encoded, and modulated onto the symbol 
waveforms. This is done in C modules on the Mac IIci controller. 
3. The digital waveforms created are up-loaded to the AWG waveform memory. 
4. The AWG 125 MSPS D/A converter creates analog signal from stored symbol 
waveforms. Signal is coarse attenuated in AWG. 
5. Signal is fine attenuated by programmable attenuator located in the noise 
generator. 
6. Signal is combined with appropriately attenuated noise to give desired Eb/No. 
7. Signal is Band-Pass filtered and input to MCDD POC for processing. 
8. Demodulated data symbols are output fo rm MCDD POC to the BERT for BER 
measurement. 
9. BER measurements are read by controller, via GP-IB, and displayed as a BER 
curve on LABVIEW "front panel" display. 
6.4 Critical Design Parameters 
The design parameters of the STE are a direct consequence of the tests to be 
performed. Since the design is mainly software driven, then as long as the individual 
components of the STE can vary their operating parameters over a reasonable range, 
there should be enough flexibility to generate all desired test conditions. 
One constraint on the STE is the memory size of the HP8770. The RAM internal to the 
HP8770 is 512K words, therefore any signal sequence sent must be constrained to 
512K samples. For the MCDD poe spectrum requirements we have the following: 
Fmax = 34.56 Mhz 
Fsample= 2 (Fmax ) = 69.12 Mhz (Nyquist) 
Fsymbol = 32 KSPS (minimum) 
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# of AWG samples per symbol = Fsample I Fsymbol = 2160 
512 K I 2160 = 242 = Maximum # of unique symbols created 
A 27 - 1 (127) length sequence will be used to give enough flexibility in signal 
characte ristics. 
Another constraint is the maximum number of users that can be accommodated 
without clipping both the AWG D/A converter and the MCDD POC AID converter. The 
AWG has a data width of 12 bits (+1- 2047), a conservative number for the maximum 
total signal amplitude would be 2000. A conservative minimum for each channel 
amplitude, to eliminate quantization effects from the AWGs D/A, would be 10. This 
would allow 2000 I 10 = 200 users to be loaded into the AWG. This maximum of 2000 
would only be obtained if all signals reached their maximum value at the same time. If 
we take into account that each channel will have signals with various phase and 
frequency relationships, we can use the power of each user to estimate the maximum 
number of users. With a maximum power of 20002 I 2, and an individual user power of 
102 I 2, we get a total of 20002 I 102 = 40,000 users. With individual signal amplitude 
of 100 we could get 20002 I 1002 = 400 users. In either case we should be able to fully 
load the MCDD POC spectrum without significant quantization effects. 
6.5 Critical Interfaces 
All interfaces between commercial test equipment will be through the IEEE-488 bus 
(GP-IB). The Mac llci will act as controller of this interface. Cabling between the 
controller and all other components will be through standard IEEE-488 cables, and 
connectors. An interface diagram is shown in Figure 6.5-1. 
The poe will also have a limited GP-IB interface that will allow the controller to • 
reconfigure the poe system. The POC will act in a listener only mode, such that the 
only action initiated across the GP-IB interface to the POC will be to write to the POCs 
control register. 
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The poe will also interface directly with the MD6420A Data Transmission Analyzer. 
The poe will output a demodulated digital data stream along with a corresponding 
data clock. Both signals will be TTL levels at either the wide band channel rate of 2.048 
Mhz or the narrowband channel rate of 64 Khz . 
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6.6 Design Tradeoffs Summary and Conclusions 
The commercial test equipment considered for the STE is summarized below with 
pertinent information outlined briefly. The item selected will be noted with an * : 
Arbit rary Waveform Generator 
*HP8770A: 
Features -
a) GP-IB controlled 
b) Digitally specified waveform generation 
c) Up to 50 Mhz frequencies (non-aliased) 
Disadvantages - NONE 
Price - $25,000.00 
No other alternatives 
Selected Model : HP8770A 
Prog rammable Attenuator (eliminated as of 5/5/91) 
*HP11713A Switch Controller, HP8494G, and HP8496G: 
Advantages -
a) GP-IB controlled 
b) 0 - 120 dB in 1 and 10 dB steps 
Disadvantages -
a) Separate switch controller and attenuators 
Price - $3,495.00 
No other alternatives are GP-IB controlled . 
Selected Model: HP11713A Switch Controller, HP8494G, and HP8496G 
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Noise Generator 
*MDF8151 : 
Advantages -
a) GP-IB controlled 
b) +13 dB noise power 
c) 0 -120 dB attenuation in 1 dB steps 
d) power combiner included with 0-120dB attenuator for 
signal input 
Disadvantages - NONE 
Price - $5,350.00 
Marconi 291 B: 
Advantages -
a) GP-IB controlled 
b) +10 dB noise power 
c) 0 -120 dB attenuation in .01 dB steps 
Disadvantages -
a) power combiner not included 
Price - $6,485.00 
Selected Model : MDF8151 
Bit Error Rate Test Set-
*Anritsu MD6420A with MD0620A GP-IB module: 
Advantages -
a) GP-IB controlled 
b) Auto-synchronization 
c) PRN sequences of length 2**n-1 
(n = 6,7,9,11,15,19,20,23) 
Disadvantages -
a) Need additional module for GP-IB interface 
Price - $7,895.00 
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HP3784a: 
Advantages -
a) GP-IB controlled 
b) Auto-synchronization 
c) PRN sequences of length 2**n-1 (n = 6,9,11,15,17,20,23) 
Disadvantages -
a) Does not support the STE requirement of a PRN 
sequence of 2**7-1 
Price - $10,200.00 
Tau-Tron BERTS-25 : 
Advantages -
a) GP-IB controlled 
b) Auto-synchronization 
c) PRN sequences of length 2**n-1 (n = 7,23) 
Disadvantages -
a) Does not spec lower than 100 Kbits/sec 
Price - $15,850.00 
Selected Model : Anritsu MD6420A with MD0620A GP-IB module 
AWG D/A Frequency Source-
*HP8656B: 
Advantages -
a) GP-IB controlled 
b) 0.1 Khz - 990 Mhz Sine wave output 
c) Phase reference in/out 
d) Spurious: Harm'onics < -30 dBc, Non-Harmonics < -60 
dBc 
e) Phase Noise: < -114 dBC/Hz @ 500 Mhz 
Disadvantages - NONE 
Price - $6,250.00 
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HP8657A: 
Advantages -
a) GP-IB controlled 
b) 100 Khz - 1040 Mhz Sine wave output 
c) Phase reference in/out 
d) Spurious: Harmonics < -30 dBc, Non-Harmonics < -60 
dBc 
e) Phase Noise: < -124 dBC/Hz @ 500 Mhz 
Disadvantages - NONE 
Price - $8,300.00 
Wavetek 2405: 
Advantages -
a) GP-IB controlled 
b) .01 Hz - 500 Mhz Sine wave output 
c) Phase reference in/out 
d) Spurious: Harmonics < -30 dBc, Non-Harmonics < -50 
dBc 
e) Phase Noise: < -113 dBC/Hz @ 500 Mhz 
Disadvantages - NONE 
Price - $4,995.00 
Selected Model: HP8656B 
POC Digital Clock Source-
*Wavetek 178: 
Advantages -
a) GP-IB controlled 
b) 0 - 50 Mhz Square wave output (TTL level) 
c) Phase reference in/out 
Disadvantages - NONE 
Price - $6,285.00 
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HP3225B: 
Advantages -
a) GP-IB controlled 
b) 1 Khz - 10 Mhz Square wave output 
c) Phase reference in/out 
Disadvantages -
a) 23.04 Mhz square wave not available 
Price - $4,590.00 
HP8111A: 
Advantages -
a) GP-IB controlled 
b) 0 - 20 Mhz Square wave output 
Disadvantages -
a) No phase reference in/out 
b) 23.04 Mhz square wave not available 
Price - $2,500.00 
Selected Model: Wavetek 178 
Controller 
*Macintosh llei 4/80, with NI-488, LABVIEW, and Think C: 
Advantages -
a) GP-IB controller 
b) Color Monitor 
c) User friendly "front panel" interface 
d) Proven design 
e) General purpose computer can be used with many 
commercially available software packages 
f) Comfortable programming environment 
Disadvantages -
a) Need additional board for GP-IB interface 
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Price - $7,438.00 
HP98581, with HP-BASIC, and WGL: 
Advantages -
a) GP-IB controller 
b) Color Monitor 
c) Easy programming with HP-BASIC 
d) Designed specifically for easy GP-IB control 
e) Waveform Generation Language allows user to create 
waveforms similar with stack oriented function calls 
Disadvantages -
a) User interface written in HP-BASIC 
b) No operating system; no commercial software packages 
other than HP-specific exist 
c) WGL very cryptic 
Price - $13,500.00 
AST386, with IEEE-488 card and Turbo C : 
Advantages -
a) GP-IB controller 
b) Color Monitor 
c) General purpose computer can be used with many 
commercially available software packages 
Disadvantages -
a) User interface written C 
b) LABVIEW ("front panel") interface program not available 
for IBM-type systems 
c) Need additional board for GP-IB interface 
Price - $9,600.00 
Selected Model: Macintosh IIci 4/80, with NI-488, LABVIEW, and Think C 
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Equipment Rack 
*Electronic Enclosures 2K·219X40LR36F: 
Advantages • 
a) Double Bay 
b) 36" Deep 
c) Blower/Filter 
d) Storage Drawers 
e) Local Factory 
Disadvantages· NONE 
Price· $2,640.00 
Equpto Challenger: 
Advantages· 
a) Double Bay 
b) 36" Deep 
c) Blower/Filter 
d) Storage Drawers 
Disadvantages· NONE 
Price· $3,000.00 
Selected Model: Electronic Enclosures 2K-219X40LR36F 
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6.7 Parts and Power Summary 
6.7.1 Parts Summary 
A parts summary for the STE is given below: ( 
Part # Vendor Description ~ 
MCDD POC TRW POC model 1 
HP8770 HP Arbitrary Waveform Generator 1 
MDF8151 MDF Products Noise Generator 1 
MD6420A Anritsu Data Transmission Analyzer 1 
MD0620A Anritsu GP-IB Module for MD6420A 1 
MD0626A Anritsu TIL Module for MD6420A 1 
HP8656 HP Synthesizer 1 
178 Wavetek Synthesizer/Function Generator 1 
DP17.3-10.8-8 Lark Band Pass Filter 1 
TBD TBD Coupler 1 
Mac IIci Apple STE Controller CPU with 4/80 1 
Color Monitor 1 
Extended Keyboard 1 
NI-488 National Instr. IEEE-488 Interface Card 1 
LABVIEW National Instr. IEEE-488 Interface software 1 
Think C Symantec C Compiler/Debugger/Editor 1 
HP10833D HP IEEE-488 0.5 meter cable 5 
HP10833B HP IEEE-488 2.0 meter cable 1 
2K-series Wiley 6 ft Double Bay Rack 1 
BT101EVM Brooktree 8 bit D/A Evaluation Board 1 
.. 
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6.7.2 Power Dissipation 
Power dissipation for the STE is summarized as follows: 
Part # Description QU PQw~r 
MCDD POC POC model 1 200 VA 
HP8770 Arbitrary Waveform Generator 1 440 VA 
MDF8151 Noise Generator 1 160 VA 
MD6420A Data Transmission Analyzer 1 180 VA 
HP8656 Synthesizer 1 125 VA 
Wavetek 178 Synthesizer/Function Generator 1 180 VA 
HP11713A Switch/ Atte nuator Controller 1 50 VA 
Mac llei STE Controller CPU with 4/80 1 220 VA 
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6.8 Test Approach 
Since the STE is comprised mainly of commercial test equipment, the checkout phase 
will primarily involve verifying correct software operation. Once the software is 
completed then the functionality of the STE wi ll be verified. The various components of 
the STE will be checked out as follows: 
ComDonent Te~t{sl 
poe (a) Verify control configuration is modified via GP-
lB. 
HP8770a (a) Load test waveform sequence, via GP-IB, verify 
correct frequency relationship exists between 
D/A Synthesizer and generated waveform 
using Spectrum Analyzer. 
(b) Load sample waveform sequence, verify via 
Spectrum Analyzer that general frequency 
characteristic exists. 
MDF8151 (a) Vary power level, via GP-IB, verify output noise 
power via Spectrum Analyzer. 
(b) Combine output of HP8770a (in cases (a) & (b) 
above), verify composite waveform via 
Spectrum Analyzer. 
MD6420A (a) Configure BERT and read BER figure via GP-
lB. 
HP8656B (a) Vary phase and frequency via GP-IB. Verify via 
Spectrum Analyzer. 
Wavetek 178 (a) Vary frequency via GP-IB, verify correct clock 
fre~uency via oscilloscope & analyzer 
All (a) Verify phase lock relationship via oscilloscope. 
Sy nthesizers 
Band Pass Filter (a) Inject noise from MDF8151, verify filter 
characteristic via Spectrum Analyzer 
Coupler (a) Combine two CW tones and verify composite 
via Spectrum Analyzer 
Calibrat ion: To get meaningful results from BER measurements, the input waveform 
and communication channel must be fully characterized within the accuracy desired of 
the test results. Th is procedure can be done several ways. A method used previously 
was to take NO samples, uploaded to a computer via a GP-IB controllable Logic 
Analyzer, to get accurate measurements of the input Eb/No. This method had accuracy 
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to 1/100 of a dB. This procedure can also be performed with a Spectrum Analyzer, but 
is only accu rate to about 1/10 of a dB. 
To get accurate Eb/No values it is also necessary to characterize the equivalent noise 
bandwidth of the Band Pass Filter. This can be accomplished using a HP3585B 
Spectrum Analyzer which has the capability to output a tone that sweeps through a 
band of interest (this is input to the filter), while measuring the power output from the 
filter. This procedure has been performed previously with good success. 
6.9 Issues and Concerns 
One concern is the verification of input signals to the MCDD poe. It might be difficult to 
verify correct signal characteristics of waveforms output from the AWG without a 
channelizer and demodulator. It will be Simple to verify correct frequency relationships , 
but phase information is more difficult to observe. 
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7.0 TEST PLAN AND PROCEDURES 
7.1 Test Plan 
The STE will be responsible for the detailed evaluation of the poe model performance 
and compliance with the poe requirements. The STE will allow test signal 
modifications to be made easily, without hardware modifications. 
Functional Testing : The poe will demonstrate proper operation of all poe sub-
systems by continuous reception of up-link messages from each of the possible active 
channels under ideal conditions. The possible active channels are: 3 Wide band 
channels or 2 Wideband channels and 4 Narrowband channels. It will also be 
possible to view, with an oscilloscope, the I - Q constellation and eye-diagram (of 
either I or Q). 
Performance Testing : 
• BER vs. Eb/No will be measured with and without adjacent channel interference 
(ACI) and up to 8 dB dynamic range. 
• BER vs. Eb/No will be measured with carrier frequency offset and bit rate offset, 
• BER vs. Eb/No with ACI and without pulse shaping 
• Verify ability of Demod to independently track NB channels 
7.2 TEST LISTING 
7.2.1 Functional Tests 
1 a. Verify I - Q constellation and eye-diagram. 
1 b. Verify proper operation of all poe SUb-systems under ideal conditions. 
7.2.2 Performance Tests 
2. SER VS. Eb/No without ACI. 
3. SER vs. Eb/No with ACI, and with and without 8 dB variation between 
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channels. ACI will consist of populating the channels adjacent to the channel 
under test with time-offset PRN sequences. 
3b. SER vs. Eb/No with no pulse shaping. 
4. SER vs. Eb/No with carrier frequency offset. 
5a. SER vs. Eb/No with symbol rate offset single AWG. 
5b. SER vs. Eb/No with symbol rate offset, two AWG. 
6. SER vs. Eb/No with frequency and symbol rate offset and ACI. 
7. ASCII test. 
7.3 Test Procedures 
The test procedures will be referenced as in the test listing above. 
7.3.1 Functional Tests 
1 a. Verify I - a constellation and eye diagram. 
1 b. Verify proper operation of all poe sub-systems at high SNR, no carrier frequency, 
symbol rate, or symbol time offsets. 
Procedure: 
a) Load AWG with wide band channel of interest, modulated with a 2"7-1 PRN 
code, and run. Leave adjacent channels empty. 
b) Set noise level and adjust signal attenuation to give desired Eb/No. 
c) Verify POC and STE synchronization via Loop-Lock indicator on POC front 
panel. 
d) Measure SER; Verify within specification. 
e) Configure channel of interest to narrowband mode. 
f) Repeat steps a - e four times with the AWG loaded with a different 
narrowband channel each time. 
g) Repeat steps a - e with the AWG loaded with an adjacent WS channel 
output connected to the SER test set. 
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h) Repeat steps a - e with the AWG loaded with the other adjacent WS 
channel output connected to the SER test set. 
Predicted Results : BER of 5e-7 for input Eb/No = 10.8 dB WB, 10.9 dB NB,tor all 
channels. 
Procedure: 
a) Load AWG with wide band channel ot interest, modulated with a 2"7-1 PRN 
code, and run. 
b) Connect D/A outputs (one for I and one for Q) to oscilloscope. 
c) Place scope in X-Y mode to view I - Q constellation. 
d) Place scope in normal triggering mode (either channel) to view eye-
diagram. 
e) Increase noise power level to observe effects. 
Predicted Results : 
I - Q Constellation Eye Diagram 
.. . 
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PERFORMANCE TESTS 
2. BER vs Eb/No WITHOUT ACI 
• MEASURE BER AT Eb/No = 8, 9, 10, 11 AND 12 dB FOR WB AND 
NB 
3a. BER vs Eb/No WITH ACI 
• MEASURE BER AT Eb/No = 8, 9, 10, 11 AND 12 dB FOR WB AND 
NB 
- WITH EQUAL POWER 
- WITH ADJACENT CHANNELS 8 dB ABOVE CHANNEL OF 
INTEREST 
3b. BER vs. Eb/No WITH ACI NO PULSE SHAPING 
- SAME AS 2a 
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PERFORMANCE TESTS (CONT'D) 
4. SER vs Eb/No WITH CARRIER FREQUENCY OFFSET, WITH ACI (8db) 
• MEASURE SER ON WS CHANNEL WITH +50 AND 100 KHz, OFFSET 
• REPEAT FOR Eb/No = 8,9,10,11 and 12 dB 
• MEASURE SER ON NB CHANNEL WITH ±2 AND 3 KHz OFFSET 
• REPEAT FOR Eb/No = 8,9,10,11 AND 12 dB 
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PERFORMANCE TESTS (CONT'D) 
5a. BER vs Eb/No WITH SYMBOL RATE OFFSET WITH ACI 
(8db), SINGLE AWG 
• MEASURE BER ON WB CHANNEL WITH +20, 40 AND 50 
Kbps SYMBOL RATE OFFSET 
• REPEAT FOR Eb/No = 8, 9, 10, 11 AND 12 dB 
• MEASURE BER ON NB CHANNEL WITH +1.0, 1.25 and 1.5 
Kbps SYMBOL RATE OFFSET 
• REPEAT FOR Eb/No =8, 9, 10, 11 AND 12 dB 
5b. BER vs Eb/No WITH SYMBOL RATE OFFSET WITH ACI (8 
dB), TWOAWG 
• LOAD AWG #1 WITH WB (NB) AS IN 5a BUT WITH NO ACI 
• LOAD AWG #2 AS WITH TWO WB (NB )ADJACENT 
CHANNELS 
• REPEAT TEST AS IN 5a 
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PERFORMANCE TESTS (CONT'D) 
6. BER vs Eb/No WITH FREQUENCY AND SYMBOL RATE OFFSET AND ACI 
(NEW TEST, NOT IMPLEMENTED YET) 
• MEASURE BER: ON WB CHANNEL WITH +100KHz AND +50 Kpbs OFFSET 
ON WB CHANNEL WITH +100KHz AND -50Kpbs OFFSET 
ON WB CHANNEL WITH -100KHz AND +50Kpbs OFFSET 
! rc; ON WB CHANNEL WITH -100KHz AND -50Kpbs OFFSET 
o 
ON NB CHANNEL WITH +3KHz AND + 1.5 Kpbs OFFSET 
ON NB CHANNEL WITH +3KHz AND -1.5 Kpbs OFFSET 
7. ASCII TEST 
• LOAD AWG WITH ASCII MESSAGE ON CHANNEL OF INTEREST 
• TRANSMIT AND VERIFY RECEPTION AT TERMINAL 
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APPENDIX A: MeDD AID SIZING JUSTIFICATION 
The MCDD AID size (number of bits) has been selected to accommodate the input 
dynamic range - the performance figure of merit being SEA. The following is a 
clarification of the assumptions and analysis used to derive the 8 bit baseline sizing. 
As signal plus thermal noise loading is varied over an AID input range, several 
phenomena occur. As the input power decreases such that few quantization steps are 
used, the percentage of quantization error increases. Although this effect is actually a 
signal distortion, the error can be modeled accurately as an additional noise. By 
comparing the quantization and thermal noises, the degradation caused by the 
quantization noise can be calculated. At high power loadings into the AID, the AID 
chip begins to playa dramatic role in the performance. As input signals begin to 
saturate the AID, harmonics and intermodulation products are formed that alias inband 
due to sampling. If many tones constitute the input signal at the high end, many 
products will be formed and again a "clipping noise" model will apply. 
For MCDD, the following assumptions concerning the AID input dynamic range will be 
made to start. 
1. Difference between max and min signal users is 8 dB 
2. Thermal noise in detection bandwidth (38 KHz) at SER operating point of 
interest is 11.6 dB below smallest signal. 
3. Maximum number of simultaneous users at AID input is 728 (26 wideband 
channels x 28 narrowband channelsl wide band channel). 
The criteria for evaluating AID sizing and loading is BER performance. Under 
maximum loading conditions, 728 simultaneous users will be present at SNRs (in 
detection bandwidth) of 11.6 +8 = 19.6 dB. The thermal noise contribution to the total 
power will therefore be less than 0.1 dB and will be ignored. The distribution of the 
composite signal can be assumed to be Gaussian since it is the sum of numerous 
modulated tones. Figure 1 shows the ratio of the output thermal noise power to the 
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AID induced noise power. AID loading for various size AIDs when Gaussian noise is 
the AID input. 
For the purposes of this analysis, Loading Factor is defined as: 
LF = 10 log (PnNp2), where 
Pn = AID input noise power 
V p2 = AID clip voltage squared 
As the loading factor decreases, the percentage of AID induced noise increases due to 
quantization noise. As loading increases, "clipping noise" rapidly begins to dominate. 
For an 8 bit AID, the optimal loading is at LF = -12 dB (see figure) . This is commonly 
1 "",4 
referred to as 4cr loading, since 10-12/20 
Let's look at MCDD performance if maximum loading is placed at a -12 dB loading 
factor. To do this we want to compare the AID induced noise to the thermal noise. We 
must also be careful to compare the noise power in the same bandwidth. I like to 
determine each noise power, then subtract out (dB) the bandwidth over which it occurs 
to get an AID induced noise density and a thermal noise density. They can then be 
compared to determine Eb/No degradation. The common reference power for all 
levels will be the sinewave power that just clips in the AID - call it AID clip power. 
Such a signal has power Vp2/2 and if applied to the AID has loading power 
10 log (~~) = -3 dB 
Under max loading (728 simultaneous users) : 
Quantization Noise Density 
-9.0 dB 
-41 .0 dB 
-76.6 dB 
-126.6 dB/Hz 
Total signal power (-12 dB LF + 3 dB AID clip power) 
AID quantization noise w.r.t. signal power (from figure) 
(10 log (92.06 x 10
6
)} 
Bandwidth of quantization noise, fs/2 2 
Quantization noise density 
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Worst case thermal noise density: 
-9.0 dB 
-28.6 dB 
-8.0 dB 
-11.6 dB 
-45.8 dB 
Total signal power - maximum users 
728 signals (10 log (728)) 
Max to min user difference 
Thermal noise to signal difference at BER operating point 
Detection bandwidth (10 log (38 x 103)) 
-103.0 db/Hz Thermal noise density 
The degradation to Eb/No from quantization noise is given by the equation: 
Deg = 10 log (1 = 1 o (quart-thermal)11 0) 
or 
Deg = 0.02 dB for 23.6 difference above 
------
If loading is set as described above for an 8 bit AID, the minimum loading scenario 
(single user) can be evaluated as follows. The minimum scenario is a single minimum 
power user. The SNR in the detection bandwidth for the single user is 11.6 dB, but the 
SNR in the AID input bandwidth will be 11.6 - 28.6 = -17.0 dB. The AID input will 
therefore again be Gaussian distributed. Fi rst we must find the loading factor this 
corresponds to: (use Figure 1 agai n). The signal has a LF of 
-12.0 dB 
-28.6 dB 
-8.0 dB 
-48.6 dB 
-48.6 dB 
+17.0 dB 
-31.6 dB 
Loading factor for 728 max users 
Convert to 1 max user 
Convert to 1 min user 
Loading factor for 1 min user 
Amt. Noise is above 1 min user 
LF for input signal plu·s noise 
Extrapolating Figure 1, this LF will give an NPR of 21 .4 dB. The quantization density 
calculation in terms of the AID chip power is: 
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Under min. Loading Quantization Noise Density 
-31 .6 dB 
+3.0 dB 
-21.4 dB 
-76.6 dB 
LF of input signal plus noise 
Convert LF to power w.r.t. AID clip power 
AID quantization noise w.r.t. signal plus noise power 
Bandwidth of quantization noise 
-126.6 dBIHz Quantization noise density, same as before 
The thermal noise density is the same as previously calculated. Therefore, under 
minimum loading conditions the Eb/No degradation is 0.02 dB as before. Maximum 
and minimum loading performance is the same at this AID operating point. 
Note that if the gain to the AID is increased, the max loading performance will degrade 
as "clipping noise" is introduced, yet minimum loading performance will improve as the 
thermal noise moves above the quantization noise. The opposite response occurs for 
decreasing gain to the AID. Additional Signal dynamic range or gain variations prior to 
the ND will degrade performance. Use the degradation equation to evaluate other 
dynamic ranges. For each additional AID bit 6 dB more dynamic range can be 
accommodated. 
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